DescriptionThe S1D13806F00A1 is one member of the S1D13806 series.The BSI-2 device provides a 32-bit wide synchronous multiplexed address data interface which permits interfacing to a standard multi-master system bus operating from 12 5 MHz to 33 MHz or to local memory using Big or Little Endian b...
S1D13806F00A1: DescriptionThe S1D13806F00A1 is one member of the S1D13806 series.The BSI-2 device provides a 32-bit wide synchronous multiplexed address data interface which permits interfacing to a standard multi...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
PinoutDescriptionThe S1D13305F00A1 is one member of the S1D13305 series.It has the following featu...
PinoutDescriptionThe S1D13305F00A2 is one member of the S1D13305 series.It has the following featu...
The S1D13806F00A1 is one member of the S1D13806 series.The BSI-2 device provides a 32-bit wide synchronous multiplexed address data interface which permits interfacing to a standard multi-master system bus operating from 12 5 MHz to 33 MHz or to local memory using Big or Little Endian byte ordering.The memory may be static or dynam- ic For maximum performance the BSI-2 device utilizes burst mode transfers with four or eight 32-bit words to a burst To assist the user with the burst transfer capability the three bits of the address which cycle during a burst are output demultiplexed.Maximum burst speed is one 32-bit word per clock but slower speeds may be accommodated by inserting wait states.The BSI-2 device can operate within any combination of cached non-cached paged or non-paged memory environments To provide this capability all data structures are con- tained within a page and bus transactions never cross a page.
For situations where the bus master does not know whether the DS18B20s on the bus are parasite powered or supplied with external VDD, a provision is made in the DS18B20 to signal the power supply scheme used. The bus master can determine if any DS18B20s are on the bus which require the strong pullup by sending a Skip ROM protocol, then issuing the read power supply command. After this command is issued, the master then issues read time slots. The DS18B20 will send back 0 on the 1-Wire bus if it is parasite powered; it will send back a 1 if it is powered from the VDD pin. If the master receives a 0, it knows that it must supply the strong pullup on the DQ line during temperature conversions. See Memory Command Functions section for more detail on this command protocol.
The information given herein, including the specifications and dimensions, is subject to change without prior notice to improve product characteristics. Before ordering, purchasers are advised to contact the Sensitron Semiconductor sales department for the latest version of the datasheet(s).In cases where extremely high reliability is required (such as use in nuclear power control, aerospace and aviation, traffic equipment,medical equipment, and safety equipment), safety should be ensured by using semiconductor devices that feature assured safety or by means of users' fail-safe precautions or other arrangement.In no event shall Sensitron Semiconductor be liable for any damages that may result from an accident or any other cause during operation of the user's units according to the datasheet(s).