Features: • Three chips in one package for high-efficiency and space saving• Large average output current (35 A)• Wide input voltage range: 8 to 14 V• 0.6 V reference voltage accurate to within 1%• Wide programmable switching frequency: 200 kHz to 1 MHz• Fast re...
R2J20701NP: Features: • Three chips in one package for high-efficiency and space saving• Large average output current (35 A)• Wide input voltage range: 8 to 14 V• 0.6 V reference voltage...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: Built-in power MOS FET suitable for applications with 12 V input and low output voltageB...
Item |
Symbol |
Rating |
Unit |
Note |
Power dissipation | Pt(25) |
25 |
W |
1 |
Pt(100) |
8 |
1 | ||
Average output current | Iout |
35 |
A |
|
Input voltage | Vin (dc), Vcin (dc) |
0.3 to +16 |
V |
2 |
Vin (ac), Vcin (ac) |
20 |
2.4 | ||
Switch node voltage | Vsw (dc) |
16 |
V |
2 |
Vsw (ac) |
20 |
2.4 | ||
BOOT pin voltage | Vboot (dc) |
22 |
V |
2 |
Vboot (ac) |
25 |
2.4 | ||
ON/OFF pin voltage | Von/off |
0.3 to VIN |
V |
2 |
SYNC pin voltage | Vsync |
0.3 to +5.5 |
V |
2 |
Voltage on other pins | Vic |
0.3 to (REG5 + 0.3) |
V |
2 |
REG5 current | Ireg5 |
10 to 0 |
mA |
3 |
Ishare current | Ishare |
500 to 0 |
A |
3 |
TRK-SS dc current | Itrk |
0 to 1 |
mA |
3 |
IREF current | Iref |
120 to 0 |
A |
3 |
EO sink current | Ieo |
0 to 2 |
mA |
3 |
Operating junction temperature | Tj-opr |
40 to +150 |
°C |
|
Storage temperature | Tstg |
55 to +150 |
°C |
Notes: 1. Pt(25) represents a PCB temperature of 25°C, and Pt(100) represents 100°C.
2. Rated voltages are relative to voltages on the SGND and PGND pins.
3. For rated current, (+) indicates inflow to the chip and () indicates outflow.
4. Ratings for which "ac" is indicated are limited to within 100 ns.
This all-in-one SiP for POL (point-of-load) applications is a multi-chip module incorporating a high-side MOS FET,
low-side MOS FET, and PWM controller in a single QFN package. The on and off timing of the power MOS FET R2J20701NP is optimized by the built-in driver circuit, making this device suitable for large-current high-efficiency buck converters.
In a simple peak-current mode topology, stable operation is obtained in a closed power loop, and a fast converter is
easily realized with the addition of simple components. Furthermore, the same topology of R2J20701NP can be applied to realize converters for parallel synchronized operation with current sharing, and two-phase operation.
The package also incorporates a high-side bootstrap Schottky barrier diode (SBD), eliminating the need for an external SBD for this purpose.