DescriptionThe R1610I is designed based on the RDC 16bit RISC architecture high performance microprocessor with the compatibility of 80C186 microprocessor, R1610I also integrates the function of SDRAM controller, non-multiplexed address bus, interrupt controller, DMA controller, watchdog timer, FI...
R1610I : DescriptionThe R1610I is designed based on the RDC 16bit RISC architecture high performance microprocessor with the compatibility of 80C186 microprocessor, R1610I also integrates the function of SDR...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The R1610I is designed based on the RDC 16bit RISC architecture high performance microprocessor with the compatibility of 80C186 microprocessor, R1610I also integrates the function of SDRAM controller, non-multiplexed address bus, interrupt controller, DMA controller, watchdog timer, FIFO UART serial ports and programming I/O (PIO) pins and one fast Ethernet MAC (Media Access Controller) on a chip.
The advanced architecture of internal high speed local bus significantly increases the overall system performance. High performance and high integration enable R1610I to significantly reduce the total BOM cost of system, while increasing functionality and performance.