Features: • Four independent 1.0-1.25 Gbit/s ransceivers• Four secondary channels to support hannel redundancy• Ultra low power operation: 1.25 Watt ypical• Integrated serializer/deserializer, clock ynthesis, clock recovery, and 8B/10B ncode/decode logic• Physical Cod...
PM8353: Features: • Four independent 1.0-1.25 Gbit/s ransceivers• Four secondary channels to support hannel redundancy• Ultra low power operation: 1.25 Watt ypical• Integrated serial...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
• Four independent 1.0-1.25 Gbit/s ransceivers
• Four secondary channels to support hannel redundancy
• Ultra low power operation: 1.25 Watt ypical
• Integrated serializer/deserializer, clock ynthesis, clock recovery, and 8B/10B ncode/decode logic
• Physical Coding Sublayer (PCS) logic or Gigabit Ethernet
• Selectable 8-bit, 10-bit, or IEEE 802.3z MII parallel interface
• Optional Receive FIFOs which ynchronize incoming data to local lock domain
• "Trunking" feature to de-skew and lign received parallel data across four hannels
• 100-156 MHz Single Data Rate (SDR) arallel transmit interface with clock orwarding
• 100-125 MHz SDR parallel receive nterface
• Extensive control of loopback, BIST, nd operating modes via 802.3 ompliant MDC/MDIO serial interface
• Built-in packet generator/checker
• IEEE 1149.1 JTAG testing support
• IEEE 802.3z Gigabit Ethernet and NSI X3T11 Fibre Channel support
• High speed outputs which feature rogrammable output current to irectly drive dual-terminated line
• 2.5V, 0.25 micron CMOS technology ith 3.3V tolerant I/O
• Direct interface to optical modules, oax, or serial backplanes
• Small footprint 19x19 mm, 289-pin BGA
The QuadPHYTM is a Quad PHYsical ayer transceiver ideal for systems equiring large numbers of point-to-point igabit links. PM8353 provides four individual erial channels capable of operation at p to 1.25 Gbps each, which may be rouped together to form a single 5.0 bps bidirectional link. Each of the four rimary channels has a corresponding econdary channel of PM8353 that can be enabled ia the MDC/MDIO serial interface.
The QuadPHY includes 8B/10B block oding logic (compliant with 802.3z igabit Ethernet and Fibre Channelrequirements) which produces run length imited data streams for serial transmission.
A receive FIFO optionally aligns all incoming parallel data to the local clock domain, adding or removing IDLE equences as required. This simplifies of PM8353 mplementation of the upstream ASIC by emoving the requirement to deal with ultiple clock domains.
When trunking of PM8353 is enabled, the QuadPHY an remove cable skew differences quivalent to several meters, presenting -byte data vectors at the receive nterface exactly as they were transmitted