Position: Home  > All Categories> Integrated Circuits (ICs) > PEB20954

PEB20954

Features: • 2.048 MHz PCM input and output interfaces with selectable m- and A-Law coding according to ITU G.711• Rapid convergence of patented algorithm at the beginning or during a connection even in the presence of background noise at the near end subscriber• Echo return loss ...

product image

PEB20954 Picture
See larger image
SeekIC No. : 004458004 Detail

PEB20954: Features: • 2.048 MHz PCM input and output interfaces with selectable m- and A-Law coding according to ITU G.711• Rapid convergence of patented algorithm at the beginning or during a con...

PEB20954 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
PEB20954
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/25

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• 2.048 MHz PCM input and output interfaces with selectable m- and A-Law coding according to ITU G.711
• Rapid convergence of patented algorithm at the beginning or during a connection even in the presence of background noise at the near end subscriber
• Echo return loss enhancement of > 30 dB (ERLE)
• Detection of double talk for adaptive convergence control
• Independently controlled voiceband echo cancelling according to ITU G.165 and G.168 for
32 channels with end echo path delay of less than 63.75 ms
16 channels with end echo path delay of less than 127.75 ms (usage of two SIDEC in parallel for simultaneous processing of 32 channels is easily possible)
• Smart Non Linear Processor controlled by echoloss, echo path delay and background noise
• Various options for comfort noise injection
• Maskable disabling functions
2100 Hz tone with phase reversal detection
2100 Hz tone without phase reversal detection
2010 Hz continuity check (SS7)
via PCM timeslot 16 Bit a, b, c or d according to ITU G.704
individual channels maskable via Microprocessor Interface, UCC Interface and Serial Interface
• Integrated Universal Control and Communication Interface (UCCI) for signaling highways with direct hardware control for:
disable cancelling
configurable disabling functions
communication between board controllers
• Support of Channel Associated Signaling (CAS) BR transparency (robbed bits) in send path
• Selectable m- to A-Law or A- to m-Law Conversion on a global or per channel basis
• Configurable idle channel supervision
• Clear channel capability (64 clear) on a per channel basis
• Special evaluation of bit 8 in T1 Modem calls possible (56 clear)
• Serial 256 kbit/s interface to control the functions disable cancelling, freeze coefficients, clear channel, disable NLP, PCM Law conversion control or combinations of above
• Monitor pins for several internal states
• Switchable global loop from receive output to send input and send output to receive input
• Switchable global attenuation (2.5 dB or 6 dB) at the receive and send output
• Flexible Microprocessor Interface (SIEMENS/Intel or Motorola type, Mux and Demux mode) usable for:
configuration of parameters such as thresholds and functions on a global basis
Disable cancelling, freeze coefficients, clear channel, disable NLP, PCM Law conversion control (all functions individually for each channel)
support of background tests for disabled or idle timeslots (feeding and reading of test levels)
possibility to read levels, attenuations, internal states, signal values or all coefficients of a selected timeslot
control of the RAM Built In Self Test
• Advanced Integrated Watchdog Timer
• Supervision of the input clocks
• Various clock modes possible for 32.768 MHz and 8.192 MHz
• Boundary Scan according to IEEE 1149.1 Standard
• Power supply: 3.3 V, 5V tolerant inputs
• Typical power dissipation: 700 - 900 mW
• Plastic package TQFP 144
• Temperature range: -40°C - 85°C


Specifications

Parameter
Symbol
Limit Values
Unit
Ambient temperature under bias PEB
                                       PEF
TA
TA
0 to 70
40 to 85
°C
°C
Storage temperature
Tstg
65 to 125
°C
IC supply voltage
VDD
0 to 3.6
V
Voltage on any functional pin (not VDD and
not VSS) with respect to ground
VS
-0.4 to 5.5
V
ESD robustness 1) HBM: 1.5 k, 100 pF
VESD,HBM
2000
V



Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Sensors, Transducers
GP2Y0D340K
PAN3509DH-TXWA
Kits
IT243
UVSC-110-4E1
Resistors
A101G
3006P-1-205LF
Static Control, ESD, Clean Room Products
DPA5
PA800-A41
Programmers, Development Systems
ARDUINO IIC/I2C 液晶模块
JTAG-SMT2
Tapes, Adhesives
803
AC452-2
View more