Position: Home  > All Categories> Integrated Circuits (ICs) > PEB20320

PEB20320

Features: • Serial Interface Up to 32 independent communication channels. Serial multiplexed (full duplex) input/output for 2048-, 4096-, 1544- or 1536-Kbit/s PCM highways.• Dynamic Programmable Channel Allocation Compatible with T1/DS1 24-channel and CEPT 32-channel PCM byte format. C...

product image

PEB20320 Picture
See larger image
SeekIC No. : 004457961 Detail

PEB20320: Features: • Serial Interface Up to 32 independent communication channels. Serial multiplexed (full duplex) input/output for 2048-, 4096-, 1544- or 1536-Kbit/s PCM highways.• Dynamic Prog...

PEB20320 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
PEB20320
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/25

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Serial Interface
Up to 32 independent communication channels.
Serial multiplexed (full duplex) input/output for 2048-, 4096-, 1544- or 1536-Kbit/s PCM highways.
• Dynamic Programmable Channel Allocation
Compatible with T1/DS1 24-channel and CEPT 32-channel PCM byte format.
Concatenation of any, not necessarily consecutive, time slots to superchannels independently for receive and transmit direction.
Support of H0, H11, H12 ISDN-channels.
Subchanneling on each time slot possible.
• Bit Processor Functions (adjustable for each channel)
HDLC Protocol
Automatic flag detection and transmission
Shared opening and closing flag
Detection of interframe-time-fill change, generation of interframe-time-fill '1's or flags
Zero bit insertion
Flag stuffing and flag adjustment for rate adaption
CRC generation and checking (16 or 32 bits)
Transparent CRC option per channel and/or per message
Error detection (abort, long frame, CRC error, 2 categories of short frames, non-octet frame content)
Special short frame mode to allow reception of 'frames' with a least on byte length
ABORT/IDLE generation
V.110/X.30 Protocol
Automatic synchronization in receive direction, automatic generation of the synchronization pattern in transmit direction
E / S / X bits freely programmable in transmit direction, van be changed during transmission; changes monitored and reported in receive direction
Generation/detection of loss of synchronism
Bit framing with network data rates from 600 bit/s up to 38.4 Kbit/s
Transparent Mode A
Slot synchronous transparent transmission/reception without frame structure
Bit-overwrite with fill/mask bits
Flag generation, flag stuffing, flag extraction, flag generation in the abort case with programmable flag
Transparent Mode B
Transparent transmission/reception in frames delimited by 00H flags
Shared opening and closing flag
Flag stuffing, flag detection, flag generation in the abort case
Error detection (non octet frame content, short frame, long frame)
Transparent Mode R
Transparent transmission/reception with GSM 08.60 frame structure
Automatic 0000H flag generation/detection
Support of 40, 391/2, 401/2 octet frames
Error detection (non octet frame content, short frame, long frame)
Protocol Independent
Channel inversion (data, flags, IDLE code)
Format conventions as in CCITT Q.921 § 2.8
Data over- and underflow detected
• Processor Interface
ON-CHIP 64-channel DMA controller with buffer chaining capability.
Compatible with Motorola 68020 processor family and Intel 32-bit processor (80386).
32 bit data bus and 32 bit address bus (4 Gbyte RAM addressable, Motorola and Intel non-parity) or 28 bit address bus (256 Mbyte RAM addressable, Intel parity)
Intel parity mode with data byte parity (4 parity bits)
Parity check for read accesses
Parity generation for write accesses
Interrupt-circular buffer with variable size
Maskable interrupts for each channel
µP interface buffer of depth 16 long words for adaptive bus occupation
• General
Connection of up to four MUNICH32 supporting a
128-channel basic access D-channel controller.
ON-CHIP receive and transmit data buffer; the buffer size is 256 bytes each.
HDLC protocol or transparent mode, support of ECMA 102, CCITT I4.63 RA2,
V.110, X.30, DMI mode 0, 1, 2 (bit rate adaption), GSM 08.60 TRAU frames.
LOOP mode, complete loop as well as single channel loop
JTAG boundary scan test
Advanced low-power CMOS technology
TTL-compatible inputs/outputs
160 pin P-MQFP package


Pinout

Connection Diagram


Specifications

Parameter
Symbol
Limit Values
Unit
min.
max.
Ambient temperature under bias: PEB
                                                PEF
TA
TA
0
40
70
85
°C
Storage temperature
Tstg
65
125
°C
Voltage at any pin with respect to ground
VS
0.4
VDD + 0.4
V
Note: Stresses above those listed here may cause permanent damage to the device.
Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.


Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
RF and RFID
X3C26P1-30S
1P620S
Resistors
A101G
3006P-1-205LF
Audio Products
HUC1002
WM-64CT
Kits
IT243
UVSC-110-4E1
Industrial Controls, Meters
SGDM-15ADA
41AA1600E
Tools
TCP202
G084SN05 V.3
View more