Features: • Optimized for clock distribution in DDR (Double Data Rate) SDRAM applications• 1-to-10 differential clock distribution• Very low skew (< 100ps) and jitter (< 100ps)• 3V AVCC and 2.5V Vddq• SSTL_2 interface clock inputs and outputs• CMOS control...
PCK857: Features: • Optimized for clock distribution in DDR (Double Data Rate) SDRAM applications• 1-to-10 differential clock distribution• Very low skew (< 100ps) and jitter (< 100p...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Zero delay buffer PCK857 to distribute an SSTL differential clock input pair to 10 SSTL_2 differential output pairs. Outputs are slope controlled. External feedback pin for synchronization of the outputs to the input. A CMOS style Enable/Disable pin is provided for low power disable.