PCI1420

Supply voltage range, V_CC . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0.5 V to 4.6 V
Clamping voltage range, V_CCP, V_CCCB, V_CCI . . . . . . . . . . . . . . . .  0.5 V to 6 V
Input voltage range, V_I: P_CI . . . . . . . . . . . . . . . . . . . .  0.5 V to V_CCP + 0.5 V
Card . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0.5 to V_CCCB + 0.5 V
Miscellaneous . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 to V_CCI + 0.5 V
Fail safe . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0.5 V to V_CC + 0.5 V
Output voltage range, V_O: P_CI . . . . . . . . . . . . . . . . . . . . 0.5 V to V_CC + 0.5 V
Card . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 to V_CC + 0.5 V
Miscellaneous . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 to V_CC + 0.5 V
Fail safe . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to V_CC + 0.5 V
Input clamp current, IIK (V_I < 0 or V_I > V_CC) (see Note 1) . . . . . . . . . . .±20 mA
Output clamp current, IOK (V_O < 0 or V_O > V_CC) (see Note 2) . . . . . . . .±20 mA
Storage temperature range, T_stg . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C
Virtual junction temperature, T_J . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150°C

The TI PCI1420, the industry's first 208-pin controller to meet the PCI Bus Power Management Interface Specification for PCI to CardBus Bridges, is a high-performance PCI-to-CardBus controller that supports two independent card sockets compliant with the 1997 PC Card Standard. The PCI1420 provides features that make it the best choice for bridging between PCI and PC Cards in both notebook and desktop computers. The 1997 PC Card Standard retains the 16-bit PC Card specification defined in PCI Local Bus Specification and defines the new 32-bit PC Card, CardBus, capable of full 32-bit data transfers at 33 MHz. The PCI1420 supports any combination of 16-bit and CardBus PC Cards in the two sockets, powered at 5 V or 3.3 V, as required.

The PCI1420 is compliant with the PCI Local Bus Specification, and its PCI interface can act as either a PCI master device or a PCI slave device. The PCI bus mastering is initiated during 16-bit PC Card DMA transfers or CardBus PC Card bridging transactions. The PCI1420 is also compliant with the latest PCI Bus Power Management Interface Specification.

All card signals are internally buffered to allow hot insertion and removal without external buffering. The PCI1420 is register compatible with the Intel 82365SL-DF and 82365SL ExCA controllers. The PCI1420 internal data path logic allows the host to access 8-, 16-, and 32-bit cards using full 32-bit PCI cycles for maximum performance. Independent buffering and a pipeline architecture provide an unsurpassed performance level with sustained bursting. The PCI1420 can also be programmed to accept fast posted writes to improve system-bus utilization.

Multiple system-interrupt signaling options are provided, including: parallel PCI, parallel ISA, serialized ISA, and serialized PCI. Furthermore, general-purpose inputs and outputs are provided for the board designer to implement sideband functions. Many other features designed into the PCI1420, such as socket activity light-emitting diode (LED) outputs, are discussed in detail throughout the design specification.

An advanced complementary metal-oxide semiconductor (CMOS) PCI1420 process achieves low system power consumption while operating at PCI clock rates up to 33 MHz. Several low-power modes enable the host power management system to further reduce power consumption.