Features: ` Dual independent UARTs
` Capable of running all existing 16450 and PC16550D software
` After reset, all registers are identical to the 16450 register set
` Read and write cycle times of 84 ns
` In the FIFO mode transmitter and receiver are each buffered with 16-byte FIFOs to reduce the number of interrupts presented to the CPU
` Holding and shift registers in the 16450 Mode eliminate the need for precise synchronization between the CPU and serial data
` Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from the serial data
` Independently controlled transmit, receive, line status, and data set interrupts
` Programmable baud generators divide any input clock by 1 to (216 b 1) and generate the 16 c clock
` MODEM control functions (CTS, RTS, DSR, DTR, RI, and DCD)
` Fully programmable serial-interface characteristics:
5-, 6-, 7-, or 8-bit characters
Even, odd, or no-parity bit generation and detection
1-, 1(/2-, or 2-stop bit generation
Baud generation (DC to 1.5M baud) with 16 c clock
` False start bit detection
` Complete status reporting capabilities
` TRI-STATE. TTL drive for the data and control buses
` Line break generation and detection
` Internal diagnostic capabilities:
Loopback controls for communications link fault isolation
Break, parity, overrun, framing error simulation
` Full prioritized interrupt system controlsSpecifications
| UARTs |
2 |
| Max Speed (MBaud) |
1.5 |
| FIFO Buffer |
16 Bytes |
| Temperature Min |
0 deg C |
| Temperature Max |
70 deg C |
| Supply Min |
4.5 Volt |
| Supply Max |
5.5 Volt |
| Special Features |
15450 Compatible |
| View Using Catalog |
Temperature under Bias. . . . . . . . . . . . 0 to +70
Storage Temperature. . . . . . . . . . . -65 to +150
All Input or Output Voltages
with Respect to VSS. . . . . . . . . . .. . -0.5V to +7.0V
Power Dissipation. . . . . . . . . . .. . . . . . . . . . ..1W
Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics.
DescriptionThe PC16552D is a dual version of the PC16550D Universal Asynchronous Receiver/Transmitter (UART). The two serial channels of PC16552D are completely independent except for a common CPU interface and crystal input. On power-up both channels are functionally identical to the 16450*. Each channel of PC16552D can operate with on-chip transmitter and receiver PC16552D FIFOs (FIFO mode) to relieve the CPU of excessive software overhead. In FIFO mode each channel is capable of buffering 16 bytes (plus 3 bits of error data per byte in the RCVR FIFO) of data in both the transmitter and receiver. All the FIFO control logic is on-chip to minimize system overhead and maximize system efficiency.
Signalling for DMA transfers of PC16552D is done through two pins per channel (TXRDY# and RXRDY#). The RXRDY# function is multiplexed on one pin with the OUT 2# and BAUDOUT functions. The CPU can select these functions through a new register (Alternate Function Register).
Each channel of PC16552D performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU PC16552D can read the complete status of each channel at any time. Status information reported includes the type and condition of the transfer operations being performed by the DUART, as well as any error conditions (parity, overrun, framing, or break interrupt).
The DUART PC16552D includes one programmable baud rate generator for each channel. Each is capable of dividing the clock input by divisors of 1 to (216 - 1), and producing a 16 × clock for driving the internal transmitter logic. Provisions are also included to use this 16 × clock of PC16552D to drive the receiver logic. The DUART has complete MODEM-control capability, and a processor-interrupt system. Interrupts can be programmed to the user's requirements, minimizing the computing required to handle the communications link.
The DUART is fabricated using National Semiconductor's advanced M2CMOS™.
Reliability Metrics
| Part Number |
Process |
EFR Reject |
EFR Sample Size |
PPM |
LTA Rejects |
LTA Device Hours |
FITS |
MTTF (Hours) |
| PC16552DV |
CS100 |
1 |
13986 |
72 |
0 |
898000 |
4 |
254809951 |
Note: The Early Failure Rates (EFR) were calculated as point estimate PPM based on rejects and sample size for EFR. The Long Term Failure Rates were calculated at 60% confidence using the Arrhenius equation at 0.7eV activation energy and derating the assumed stress temperature of 150°C to an application temperature of 55°C.For more information on Reliability Metrics, please click here.
More Application Notes
| Title |
Size in Kbytes |
Date |
|
| AN-770: PC16552C Dual UART/DMA Micro Channel Adapter |
355 Kbytes |
5-Aug-95 |
Download |
If you have trouble printing or viewing PDF file(s), see Printing Problems.
|
PC16552D Data Sheet
