Features: As fast as 4.5 ns maximum propagation delayPopular 20-pin architectures: 16L8, 16R8, 16R6, 16R4Programmable replacement for high-speed TTL logicRegister preload for testabilityPower-up reset for initializationExtensive third-party software and programmer support through FusionPLD partner...
PAL16R8: Features: As fast as 4.5 ns maximum propagation delayPopular 20-pin architectures: 16L8, 16R8, 16R6, 16R4Programmable replacement for high-speed TTL logicRegister preload for testabilityPower-up res...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: Choice of Operating Speeds High-Speed, A Devices ...25 MHz Min Half-Power, A-2 Devices ....
The PAL16R8 Family (PAL16L8, PAL16R8, PAL16R6, PAL16R4) includes the PAL16R8-5/4 Series which provides the highest speed in the 20-pin TTL PAL device family, making the series ideal for high-performance applications. The PAL16R8 Family is provided with standard 20-pin DIP and PLCC pinouts and a 28-pin PLCC pinout. The 28-pin PLCC pinout contains seven extra ground pins interleaved between the outputs to reduce noise and increase speed.
PAL16R8 provide user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.
The family allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within PAL16R8, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.
The PAL PAL16R8 device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array.
The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.
In addition, the PAL PAL16R8 device provides the following options:
- Variable input/output pin ratio
- Programmable three-state outputs
- Registers with feedback
Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state. Registers PAL16R8 consist of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock. Unused input pins should be tied to VCC or GND.
The entire PAL PAL16R8 device family is supported by the FusionPLD partners. The PAL family is programmed on conventional PAL device programmers with appropriate
personality and socket adapter modules. Once the PAL device is programmed and verified, an additional connection may be opened to prevent pattern readout. This feature secures proprietary circuits.