Features: • 80C51 Central Processing Unit 4 Kbytes Flash (P89C51X2) 8 Kbytes Flash (P89C52X2) 16 Kbytes Flash (P89C54X2) 32 Kbytes Flash (P89C58X2) 128 byte RAM (P89C51X2) 256 byte RAM (P89C52/54X2/58X2) Boolean processor Fully static operation• 12-clock operation with selectable 6-clo...
P89C51X2: Features: • 80C51 Central Processing Unit 4 Kbytes Flash (P89C51X2) 8 Kbytes Flash (P89C52X2) 16 Kbytes Flash (P89C54X2) 32 Kbytes Flash (P89C58X2) 128 byte RAM (P89C51X2) 256 byte RAM (P89C52...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
PARAMETER | RATING | UNIT |
Operating temperature under bias | 0 to +70 or 40 to +85 | °C |
Storage temperature range | -65 to +15 | °C |
Voltage on EA/VPP pin to VSS | 0 to + 13.0 | V |
Voltage on any other pin to VSS | 0.5 to +6.5 | V |
Maximum IOL per I/O pin | 15 | mA |
Power dissipation (based on package heat transfer, not device power consumption) | 1.5 | A |
The Philips microcontrollers described in this data sheet are high-performance static 80C51 designs. They are manufactured in an advanced CMOS process and contain a non-volatile Flash program memory. P89C51X2 and P89C52X2/54X2/58X2 support both 12-clock and 6-clock operation.
The P89C51X2 and P89C52X2/54X2/58X2 contain 128 byte RAM and 256 byte RAM respectively, 32 I/O lines, three 16-bit counter/timers, a six-source, four-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.
In addition, the P89C51X2 and P89C52X2/54X2/58X2 are static designs which offer a wide range of operating frequencies down to zero. Two software selectable modes of power reduction - idle mode and power-down mode - are available. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative. Since the design is static, the clock of P89C51X2 and P89C52X2/54X2/58X2 can be stopped without loss of user data. Then the execution can be resumed from the point the clock was stopped.