Features: `UTOPIA Level 1/Level 2 with parity generation/ checking. In Level 2, all multi-PHY modes are supported: - 1 RxClav/1 TxClav - Direct status - Multiplexed status polling`8-/16-bit bus width`Programmable cell length`25/33/50 MHz operation`Meets all UTOPIA setup and clock-to-output specifi...
OR2T15A-6: Features: `UTOPIA Level 1/Level 2 with parity generation/ checking. In Level 2, all multi-PHY modes are supported: - 1 RxClav/1 TxClav - Direct status - Multiplexed status polling`8-/16-bit bus widt...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The ATM UTOPIA Slave Core OR2T15A-6 from Modelware† implements, in modular VHDL, the ATM forum's UTOPIA Level 1 and Level 2 specifications.
The core interfaces of OR2T15A-6 to the application (e.g., ATM physical or adaptation layer) via a generic FIFO-like access interface and to the ATM layer via a UTOPIA Level 1 or Level 2 interface (Figure 1). The core uses internal FIFOs for cell buffering and timing transfer between the application and the ATM layer.
The core (using 18-bit internal FIFOs) operates at 50 MHz in an OR2T15A-6 or an OR3T55-7 ORCA FPGA.