OCX256

Features: • 667 Mb/s port data bandwidth, >85Gb/s aggregate bandwidth• Low power CMOS, 2.5V and 3.3V power supply• SRAM-based, in-system programmable• LVDS I/O (OCX256L) and LVPECL I/O (OCX256P) versions• 256 configurable I/O ports 128 dedicated differential input...

product image

OCX256 Picture
SeekIC No. : 004437262 Detail

OCX256: Features: • 667 Mb/s port data bandwidth, >85Gb/s aggregate bandwidth• Low power CMOS, 2.5V and 3.3V power supply• SRAM-based, in-system programmable• LVDS I/O (OCX256L) a...

floor Price/Ceiling Price

Part Number:
OCX256
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/22

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• 667 Mb/s port data bandwidth, >85Gb/s aggregate bandwidth
• Low power CMOS, 2.5V and 3.3V power supply
• SRAM-based, in-system programmable
• LVDS I/O (OCX256L) and LVPECL I/O (OCX256P) versions
• 256 configurable I/O ports
   128 dedicated differential input ports
   128 dedicated differential output ports
    LVTTL control interface
    Output Enable control for all outputs
• Non-blocking switch matrix
   Patented ActiveArray™ matrix for superior performance
   Double-buffered configuration RAM cells for simultaneous global updates
   ImpliedDisconnect™ function for single cycle disconnect/connect
• Full Broadcast and multicast capability
   One-to-One and One-to-Many connections
   Special broadcast mode routes one input to all outputs at maximum data rate
• Registered and flow-through data modes
   333 MHz synchronous mode
   667 Mb/s asynchronous mode
   Low jitter and signal skew
   Low duty cycle distortion
• RapidConfigure™ parallel interface for configuration and readback
• JTAG serial interface for configuration and Boundary Scan testing
• 792 TBGA package with 1.00mm ball spacing
• Integrated Termination Resistors



Application

• SONET/SDH and DWDM
• Digital Cross-Connects
• System Backplanes and Interconnects
• High Speed Test Equipment
• ATM Switch Cores
• Video Switching



Specifications

Symbol
Parameter
Limits
Units
VDD.CORE
Supply Voltage (core)
-0.3 to +3.0
V
VDD.IN
Supply Voltage (inputs)
-0.3 to +3.6
V
VDD.PAD
Supply Voltage (differential outputs)
-0.3 to +3.6
V
VIN (2)
Input Voltage
-0.3 to +3.6 (3)
V
TJ
Junction Temperature
+150
°C
TSTG
Storage Temperature
-65 to +150
°C
PMAX
Maximum Power Dissipation
8.6
W
ESD (6)
Electrostatic Discharge
2000
V
2. A maximum undershoot of 2V for a maximum duration of 20 ns is acceptable. Overshoot to 3.6V is acceptable.
3. All inputs are 3.3V tolerant with the VDD pin at 2.5V or 3.3V.
6. Measured using Human Body Model



Description

The OCX256 SRAM-based devices are non-blocking 128 X 128 digital crosspoint switches and are available in LVDS (Low Voltage Differential Signaling) and LVPECL (Low Voltage PECL) versions. Both devices are capable of data rates of 667 Megabits per second per port. The I/O ports are fixed as either input or output ports.The input ports support flow-through mode only. The output ports are individually programmable to operate in either flow-through (asynchronous) or registered (synchronous) mode. Each output register may be clocked by a global clock or a next neighbor clock source.

The patented ActiveArray provides greater density, superior performance, and greater flexibility compared to a traditional n:1 multiplexer architecture. The OCX256 support various operating modes covering one input to one output at a time as well as one input to many outputs, plus a special broadcast mode to program one input to all outputs while maintaining maximum data rates. In all modes data integrity and connections are maintained on all unchanged data paths.

The RapidConfigure parallel interface allows fast configuration of both the Output Buffers and the switch matrix. Readback is supported for device test and verification purposes. The OCX256 also supports the industry standard JTAG (IEEE 1149.1) interface for boundary scan testing. The JTAG interface can also be used to download configuration data to the device and readback data. A functional block diagram of the OCX256 is shown in Figure 1.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Boxes, Enclosures, Racks
Line Protection, Backups
Hardware, Fasteners, Accessories
Semiconductor Modules
Potentiometers, Variable Resistors
View more