Features: ·Interfaces directly to the i960 CA
·Integrated Page Cache Management
·Manages Page Mode Dynamic Memory devices
·On-chip Memory Address Multiplexer/Drivers
·Supports DRAMs trom 256 kB to 64 MB
·Bit counter/timer
·Non-interleaved or two way interleaved operation
·5-Bit Bus Watch Timer
·Software-configured operational parameters
·High-Speed/Low Power CMOS technologyPinout
Specifications
| Supply Voltage (VCC) |
-0.3V to +7V |
| Input Voltage (VIN) |
-0.3V to VCC +0.3V |
| D.C. Input Current (IIN) |
±50 mA |
Storage Temperature  |
-65 to +150 |
| All Voltages References to Ground |
|
DescriptionThe NSBMC096 Burst Memory Controller is an integrated circuit which implements all aspects of DRAM control for high performance systems using an i960É CA/CF SuperScalar Embedded Processor.
The NSBMC096 is functionally equivalent to the V96BMCTM. The extremely high instruction rate achieved by these processors place extraordinary demands on memory system design if maximum throughput is to be sustained and costs minimized. Static RAM offers a simple solution for high speed memory systems. However, high cost and low density make this an expensive and space consumptive choice. Dynamic RAMs are an attractive alternative with higher density and low cost.
Their NSBMC096 drawbacks are, slower access time and more complex control circuitry required to operate them. The access time problem is solved if DRAMs are used in page mode. In this mode, access times rival that of static RAM.
The NSBMC096 control circuit problem is resolved by the NSBMC096. The function that the NSBMC096 performs is to optimally translate the burst access protocol of the i960 CA/CF to the page mode access protocol supported by dynamic RAMs. The device manages one or two-way interleaved arrangements of DRAMs such that during burst access, data can be read, or written, at the rate of one word per system clock cycle.
The NSBMC096 has been designed to allow maximum flexibility in its application. The full range of processor speeds is supported for a wide range of DRAM speeds, sizes and organizations. No glue logic is required because the bus interface is customized to the i960 CA/CF. System integration is further enhanced by providing a 24-bit heartbeat timer and a bus watch timer on-chip.
The NSBMC096 is packaged as a 132-pin PQFP with a footprint of only 1.3 square inches. It reduces design complexity, space requirements and is fully derated for loading, temperature and voltage.
NSBMC096-16 Data Sheet
