Features: • Supports AT&T TR62411 and Bellcore GR-1244-CORE Stratum 3, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces• Supports ITU-T G.812 Type IV clocks for 1,544 kbit/s interfaces and 2,048 kbit/s interfaces• Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 ...
MT9044AL: Features: • Supports AT&T TR62411 and Bellcore GR-1244-CORE Stratum 3, Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces• Supports ITU-T G.812 Type IV clocks for 1,544 kbit/...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Parameter | Symbol | Min. | Max. | Units | |
1 | Supply Voltage | VDD | -0.3 | 7.0 | V |
2 | Voltage on any pin | VPIN | -0.3 | VDD+0.3 | V |
3 | Current on any pin | IPIN | 20 | mA | |
4 | Storage temperature | TST | -55 | 125 | |
5 | PLCC package power dissipation | PPD | 900 | mW | |
6 | MQFP package power dissipation | PPD | 900 | mW |
The MT9044AL T1/E1/OC3 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links and STS-3/0C3 links.
The MT9044AL generates ST-BUS clock and framing signals that are phase locked to either a 2.048MHz, 1.544MHz, or 8kHz input reference.
The MT9044AL is compliant with AT&T TR62411 and Bellcore GR-1244-CORE Stratum 3, Stratum 4 Enhanced, and Stratum 4; and ETSI ETS 300 011. It will meet the jitter/wander tolerance, jitter/wander transfer, intrinsic jitter/wander, frequency accuracy, capture range, phase change slope, holdover frequency and MTIE requirements for these specifications.