MT48H8M32LF

The Micron® 256Mb Mobile SDRAM MT48H8M32LF is a high-speed CMOS, dynamic random-access memory containing 268,435,456-bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x16's 67,108,864-bit banks of MT48H8M32LF is organized as 8,192 rows by 512 columns by 16 bits. Each of the x32's 67,108,864-bit banks is organized as 4,096 rows by 512 columns by 32 bits.

Read and write accesses to the SDRAM MT48H8M32LF are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

The SDRAM MT48H8M32LF provides for programmable read or write burst lengths (BLs) of 1, 2, 4, or 8 page locations with a read burst terminate option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence.

The 256Mb SDRAM MT48H8M32LF uses an internal pipelined architecture to achieve high-speed operation.

MT48H8M32LF also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless high-speed, randomaccess operation.