MPC9230

The internal crystal oscillator MPC9230 uses the external quartz crystal as the basis of its frequency reference. The frequency of the internal crystal oscillator is divided by 16 and then multiplied by the PLL. The VCO within the PLL operates over a range of 800 to 1600 MHz.1 IMPC9230's output is scaled by a divider that is configured by either the serial or parallel interfaces. The crystal oscillator frequency f_XTAL, the PLL feedback-divider M and the PLL post-divider N determine the output frequency.

The feedback path of the PLL MPC9230 is internal. The PLL adjusts the VCO output frequency to be 8⋅M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low) the PLL will not achieve phase lock. The PLL MPC9230 will be stable if the VCO frequency is within the specified VCO frequency range (800 to 1600 MHz1). The M-value must be programmed by the serial or parallel interface.

The PLL MPC9230 post-divider N is configured through either the serial or the parallel interfaces, and can provide one of four division ratios (1, 2, 4, or 8). This divider extends performance of the part while providing a 50% duty cycle. The output driver is driven differentially from the output divider, and is capable of driving a pair of transmission lines terminated 50 to V_CC - 2.0V. The positive supply voltage for the internal PLL MPC9230 is separated from the power supply for the core logic and output drivers to minimize noise induced jitter.

The configuration logic of MPC9230 has two sections: serial and parallel. The parallel interface uses the values at the M[8:0] and  [1:0] inputs to configure the internal counters. MPC9230 is recommended on system reset to hold the P_LOAD input LOW until power becomes valid. On the LOWtoHIGH transition of P_LOAD, the parallel inputs are captured. The parallel interface has priority over the serial interface. Internal pullup resistors of MPC9230 are provided on the M[8:0] and N[1:0] inputs prevent the LVCMOS compatible control inputs from floating.

The serial interface centers MPC9230 on a fourteen bit shift register. The shift register shifts once per rising edge of the S_CLOCK input. The serial input S_DATA must meet setup and hold timing as specified in the AC Characteristics section of this document. The configuration latches will capture the value of the shift register on the HIGH-to-LOW edge of the S_LOAD input. See the programming section for more information. The TEST output of MPC9230 reflects various internal node values, and is controlled by the T[2:0] bits in the serial data stream. In order to minimize the PLL jitter, MPC9230 is recommended to avoid active signal on the TEST output.