MK2069-01

Stresses above the ratings listed below can cause permanent damage to the MK2069-01. These ratings are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

The MK2069-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock generator that offers system synchronization, jitter attenuation, and frequency multiplication or translation. MK2069-01 can accept an unstable, jittery input clock and provide a de-jittered, low phase noise output clock at a user determined frequency. MK2069-01 is clock multiplication ratios are user selectable since all major PLL divider blocks can be configured through device pin settings. External PLL loop filter components allow tailoring of the VCXO PLL loop response and therefore the clock jitter attenuation characteristics.

The MK2069-01 is ideal for line card applications. MK2069-01 three input MUX enables selection of the master or slave (backup) system clocks, as well as a backup local line card clock. The lock detector (LD) output of MK2069-01 serves as a clock status monitor. The clear (<a href="#" style="text-decoration:overline;">CLR</a>) input enables rapid synchronization to the phase of a newly selected input clock, while eliminating the generation of extra clock cycles and <a href="#" style="text-  oration:overline;">wander</a> caused by memory in the PLL feedback divider. CLR also serves as a temporary holdover function when kept low.