Position: Home  > All Categories> Integrated Circuits (ICs) > MK2049-35

MK2049-35

Features: • Packaged in 20 pin SOIC• 3.3 V ±5% operation• Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E• Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 ...

product image

MK2049-35 Picture
See larger image
SeekIC No. : 004421674 Detail

MK2049-35: Features: • Packaged in 20 pin SOIC• 3.3 V ±5% operation• Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Gen...

MK2049-35 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
MK2049-35
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/26

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Packaged in 20 pin SOIC
• 3.3 V ±5% operation
• Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E
• Accepts multiple inputs: 8 kHz backplane clock, or 10 to 50 MHz
• Locks to 8 kHz ±100 ppm (External mode)
• Buffer Mode allows jitter attenuation of 10-50 MHz input and x1/x0.5 or x1/x2 outputs
• Exact internal ratios enable zero ppm error
• Output clock rates include T1, E1, T3, E3, and OC3 submultiples
• See the MK2049-01, -02, and -03 for more selections at VDD = 5 V, and the MK2049-34 for more selections at 3.3 V


Pinout

Connection Diagram


Specifications

Parameter
Conditions
Minimum
Typical
Maximum
Units
Supply Voltage, VDD Referenced to GND
7
V
Inputs and Clock Outputs  
-0.5
VDD+0.5V
V
Ambient Operating Temperature MK2049-34SI
-40
85
Soldering Temperature Max of 10 seconds
250
Storage temperature  
-65
150



Description

The MK2049-35 is a Phase-Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 kHz clock input as a reference, the MK2049-35 generates T1, E1, T3, E3, OC3/3, Gigabit Ethernet, and other communications frequencies. This allows for the generation of clocks frequency-locked to an 8 kHz backplane clock, simplifying clock synchronization in communications systems.

This part also has a jitter-attenuated Buffer capability. In this mode, the MK2049-35 is ideal for filtering jitter from with high jitter clocks.

ICS/MicroClock MK2049-35 can customize these devices for many other different frequencies. Contact your ICS/MicroClock representative for more details.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Tools
TCP202
G084SN05 V.3
Circuit Protection
A50QS75-4Y
F-17*77
Switches
US32DMRJ
HBGQ22P-11ET
Potentiometers, Variable Resistors
RV24YN
WXD4-23-3W
Prototyping Products
AVT4168
DE1
Inductors, Coils, Chokes
DR127-330-R
SD53-100-R
View more