Features: ·Operates from +5V to +18V supplies.·Less than 10 uS aquisition time.·TTL, PMOS, CMOS compatible logic input.·0.5 mV typical hold step at Ch = 0.01 uF.·Low input offset.·0.002% gain accuracy.·Low output noise in hold mode.·Input characteristics do not change during hold mode.·High supply...
MDLF198-X: Features: ·Operates from +5V to +18V supplies.·Less than 10 uS aquisition time.·TTL, PMOS, CMOS compatible logic input.·0.5 mV typical hold step at Ch = 0.01 uF.·Low input offset.·0.002% gain accura...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The LF198 is a monolithic sample-and-hold circuit which utilizes BI-FET technology to obtain ultra-high dc accuracy with fast acquisition of signal and low droop rate. Operating as a unity gain follower, dc gain accuracy is 0.002% typical and acquisition time is as low as 6us to 0.01%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin, and does not degrade input offset drift. The wide bandwidth allows the LF198 to be included inside the feedback loop of 1 MHz op amps without having stability problems. Input impedance of 10[10] Ohms allows high source impedances to be used without degrading accuracy.
P-channel junction FET's are combined with bipolar devices in the output amplifier to give droop rates as low as 5mV/min with a 1uF hold capacitor. The LF198 JFETs have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities. The overall design guarantees no feed-through from input to ouput in the hold mode, even for input signals equal to the supply voltages.