Features: For a detailed feature list see the MCF5271 Reference Manual (MCF5271RM).PinoutSpecifications Rating Symbol Value Unit Core Supply Voltage VDD 0.5 to +2.0 V Pad Supply Voltage OVDD 0.3 to +4.0 V Clock Synthesizer Supply Voltage VDDPLL 0.3 to +4.0 V Digital...
MCF5270: Features: For a detailed feature list see the MCF5271 Reference Manual (MCF5271RM).PinoutSpecifications Rating Symbol Value Unit Core Supply Voltage VDD 0.5 to +2.0 V Pad Supply Vo...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Rating | Symbol | Value | Unit |
Core Supply Voltage | VDD | 0.5 to +2.0 | V |
Pad Supply Voltage | OVDD | 0.3 to +4.0 | V |
Clock Synthesizer Supply Voltage | VDDPLL | 0.3 to +4.0 | V |
Digital Input Voltage 3 | VIN | 0.3 to +4.0 | V |
Instantaneous Maximum Current Single pin limit (applies to all pins) 3,4,5 |
ID | 25 | mA |
Operating Temperature Range (Packaged) | TA (TL - TH |
40 to 85 | °C |
Storage Temperature Range | Tstg | 65 to 150 | °C |
The MCF5270 family is a highly integrated implementation of the ColdFire® family of reduced instruction set computing (RISC) microprocessors. This document describes pertinent features and functions of the MCF5271 family. The MCF5271 family includes the MCF5271 and MCF5270 microprocessors. The differences between these parts are summarized below in Table 1. This document is written from the perspective of the MCF5271 and unless otherwise noted, the information applies also to the MCF5270.
The MCF5270 family combines low cost with high integration on the popular version 2 ColdFire core with over 144 (Dhrystone 2.1) MIPS at 150 MHz. Positioned for applications requiring a cost-sensitive 32-bit solution, the MCF5271 family features a 10/100 Ethernet MAC and optional hardware encryption to ensure the application can be connected and protected. In addition, the MCF5271 family features an enhanced multiply accumulate unit (eMAC), large on-chip memory (64 Kbytes SRAM, 8 Kbytes configurable cache), and a 32-bit SDR SDRAM memory controller.