MC9S12B128

Features: • HCS12 Core 16-bit HCS12 CPUi. Upward compatible with M68HC11 instruction setii. Interrupt stacking and programmer's model identical to M68HC11iii. Instruction queueiv. Enhanced indexed addressing MEBI (Multiplexed External Bus Interface) MMC (Module Mapping Control) INT (Interrup...

product image

MC9S12B128 Picture
SeekIC No. : 004417401 Detail

MC9S12B128: Features: • HCS12 Core 16-bit HCS12 CPUi. Upward compatible with M68HC11 instruction setii. Interrupt stacking and programmer's model identical to M68HC11iii. Instruction queueiv. Enhanced ind...

floor Price/Ceiling Price

Part Number:
MC9S12B128
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/27

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• HCS12 Core
16-bit HCS12 CPU
i. Upward compatible with M68HC11 instruction set
ii. Interrupt stacking and programmer's model identical to M68HC11
iii. Instruction queue
iv. Enhanced indexed addressing
MEBI (Multiplexed External Bus Interface)
MMC (Module Mapping Control)
INT (Interrupt control)
BKP (Breakpoints)
BDM (Background Debug Mode)
• CRG
Low current Colpitts or
Pierce oscillator,
PLL,
COP watchdog,
Real time interrupt,
Clock monitor
• 8-bit and 4-bit ports with interrupt functionality
Digital filtering
Programmable rising or falling edge trigger
• Memory
128K Flash EEPROM
1K byte EEPROM
4K byte RAM
• Analog-to-Digital Converter
16-channels for 112 Pin Package, 8 channels for 80 Pin package options
10-bit resolution
External conversion trigger capability
• 1M bit per second, CAN 2.0 A, B software compatible module
Five receive and three transmit buffers
Flexible identifier filter programmable as 2 x 32 bit, 4 x 16 bit or 8 x 8
Four separate interrupt channels for Rx, Tx, error and wake-up
Low-pass filter wake-up function
Loop-back for self test operation
• Input Capture/Output Compare Timer (TIM)
16-bit Counter with 7-bit Prescaler
8 programmable input capture or output compare channels
16-bit Pulse Accumulators
Simple PWM Mode
Modulo Reset of Timer Counter
External Event Counting
Gated Time Accumulation
• 8 PWM channels
Programmable period and duty cycle
8-bit 8-channel or 16-bit 4-channel
Separate control for each pulse width and duty cycle
Center-aligned or left-aligned outputs
Programmable clock select logic with a wide range of frequencies
Fast emergency shutdown input
Usable as interrupt inputs
• Serial interfaces
Two asynchronous Serial Communications Interfaces (SCI)
Synchronous Serial Peripheral Interface (SPI)
• Inter-IC Bus (IIC)
Compatible with I2C Bus standard
Multi-master operation
Software programmable for one of 256 different serial clock frequencies
• Internal 2.5V Regulator
Supports an input voltage range from 2.97V to 5.5V
Low power mode capability
Includes low voltage reset (LVR) circuitry
Includes low voltage interrupt (LVI) circuitry
• 112-Pin LQFP or 80 QFP package
I/O lines with 5V input and drive capability
5V A/D converter inputs
Operation at 32 MHz equivalent to 16 MHz Bus Speed; Option 50MHz equivalent to 25MHz
Bus Speed
Development support
Single-wire background debug™ mode (BDM)
On-chip hardware breakpoints
1.3 Modes of Operation
User modes
• Normal and Emulation Operating Modes
Normal Single-Chip Mode
Normal Expanded Wide Mode
Normal Expanded Narrow Mode
Emulation Expanded Wide Mode
Emulation Expanded Narrow Mode
• Special Operating Modes
Special Single-Chip Mode with active Background Debug Mode
Special Test Mode (Motorola use only)
Special Peripheral Mode (Motorola use only)
Low power modes
• Stop Mode
• Pseudo Stop Mode
• Wait Mode



Pinout

  Connection Diagram


Specifications

Absolute maximum ratings are stress ratings only. A functional operation under or outside those maxima is not guaranteed. Stress beyond those limits may affect the reliability or cause permanent damage of the device.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS5 or VDD5).

Num Rating Symbol Min Max Unit
1 I/O, Regulator and Analog Supply Voltage VDD5 -0.3 6.0 V
2 Digital Logic Supply Voltage 2 VDD -0.3 3.0 V
3 PLL Supply Voltage 2 VDDPLL -0.3 3.0 V
4 Voltage difference VDDX to VDDR and VDDA DVDDX -0.3 0.3 V
5 Voltage difference VSSX to VSSR and VSSA DVSSX -0.3 0.3 V
6 Digital I/O Input Voltage VIN -0.3 6.0 V
7 Analog Reference VRH, VRL -0.3 6.0 V
8 XFC, EXTAL, XTAL inputs VILV -0.3 3.0 V
9 TEST input VTEST -0.3 10.0 V
10 Instantaneous Maximum Current
Single pin limit for all digital I/O pins 3
ID -25 +25 mA
11 Instantaneous Maximum Current
Single pin limit for XFC, EXTAL, XTAL4
IDL -25 +25 mA
12 Instantaneous Maximum Current
Single pin limit for TEST 5
IDT -0.25 0 mA
15 Storage Temperature Range Tstg 65 155



Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Motors, Solenoids, Driver Boards/Modules
Batteries, Chargers, Holders
Connectors, Interconnects
View more