Features: • Designed for 2.7 to 3.6V VCC Operation Ideal for Low Power/Low Noise Applications• Guaranteed Simultaneous Switching Noise Level and Dynamic Threshold Performance• Guaranteed Skew Specifications• Guaranteed Incident Wave Switching into 75W• Low Static Sup...
MC74LVQ74: Features: • Designed for 2.7 to 3.6V VCC Operation Ideal for Low Power/Low Noise Applications• Guaranteed Simultaneous Switching Noise Level and Dynamic Threshold Performance• Gua...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: Operating range: 38 to 47 Gb/s (min.) (note)Signal regeneration with full-rate clock sig...
Symbol | Parameter | Value | Condition | Unit |
VCC | DC Supply Voltage | 0.5 to +7.0 | V | |
VI | DC Input Voltage | 0.5 3 VI 3 VCC + 0.5V | V | |
VO | DC Output Voltage | 0.5 3 VO 3 VCC + 0.5 | Output in HIGH or LOW State | V |
IIK | DC Input Diode Current | 20 +20 |
VI = 0.5V VI = VCC + 0.5V |
mA |
IOK | DC Output Diode Current | 20 +20 |
VI = 0.5V VI = VCC + 0.5V |
mA |
IO | DC Output Source/Sink Current | ±50 | mA | |
ICC | DC Supply Current | ±200 | mA | |
IGND | DC Ground Current | ±200 | mA | |
TSTG | Storage Temperature Range | 65 to +150 | °C |
* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolutemaximumrated conditions is not implied.
The MC74LVQ74 is a high performance, dual Dtype flipflop with asynchronous clear and set inputs and complementary (O, O) outputs. It operates from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance.
The MC74LVQ74 consists of 2 edgetriggered flipflops with individual Dtype inputs. The flipflop will store the state of individual D inputs, that meet the setup and hold time requirements, on the LOWtoHIGH Clock (CP) transition.