Features: • Output Drive Capability: 10 LSTTL Loads• Outputs Directly Interface to CMOS, NMOS, and TTL• Operating Voltage Range: 2 to 6 V• Low Input Current: 1 A• High Noise Immunity Characteristic of CMOS Devices• In Compliance With JEDEC Standard No. 7A Requir...
MC74HC4060A: Features: • Output Drive Capability: 10 LSTTL Loads• Outputs Directly Interface to CMOS, NMOS, and TTL• Operating Voltage Range: 2 to 6 V• Low Input Current: 1 A• High ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: Operating range: 38 to 47 Gb/s (min.) (note)Signal regeneration with full-rate clock sig...
• Output Drive Capability: 10 LSTTL Loads
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2 to 6 V
• Low Input Current: 1 A
• High Noise Immunity Characteristic of CMOS Devices
• In Compliance With JEDEC Standard No. 7A Requirements
• Chip Complexity: 390 FETs or 97.5 Equivalent Gates
Symbol |
Parameter |
Value |
Unit |
VCC |
DC Supply Voltage (Referenced to GND) |
0.5 to +7.0 |
V |
Vin |
DC Input Voltage (Referenced to GND) |
0.5 to VCC +0.5 |
V |
Vout |
DC Output Voltage (Referenced to GND) |
0.5 to VCC + 0.5 |
V |
Iin |
DC Input Current, per Pin |
± 20 |
mA |
Iout |
DC Output Current, per Pin |
± 25 |
mA |
ICC |
DC Supply Current, VCC and GND Pins |
± 50 |
mA |
PD |
Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package† TSSOP Package† |
750 500 450 |
mW |
Tstg |
Storage Temperature |
65 to + 150 |
|
TL |
Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP, SOIC or TSSOP Package) (Ceramic DIP) |
260 300 |
The MC54/74C4060A is identical in pinout to the standard CMOS MC14060B. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.
MC74HC4060A consists of 14 masterslave flipflops and an oscillator with a frequency that is controlled either by a crystal or by an RC circuit connected externally. The output of each flipflop feeds the next and the frequency at each output is half of that of the preceding one. The state of the counter advances on the negativegoing edge of the Osc In. The activehigh Reset of MC74HC4060Ais asynchronous and disables the oscillator to allow very low power consumption during standby operation.
State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals of MC74HC4060A are subject to decoding spikes and may have to be gated with Osc Out 2 of the HC4060A.