Features: • Ideal for Addressable Register Applications• Clock Enable for Address and Data Synchronization Applications• Eight Edge-Triggered D Flip-Flops• Buffered Common Clock• Outputs Source/Sink 24 mA• See MC74AC273 for Master Reset Version• See MC74AC...
MC74AC377: Features: • Ideal for Addressable Register Applications• Clock Enable for Address and Data Synchronization Applications• Eight Edge-Triggered D Flip-Flops• Buffered Common Cl...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: Operating range: 38 to 47 Gb/s (min.) (note)Signal regeneration with full-rate clock sig...
Symbol |
Parameter |
Value |
Unit |
VCC |
DC Supply Voltage (Referenced to GND) |
0.5 to +7.0 |
V |
Vin |
DC Input Voltage (Referenced to GND) |
0.5 to VCC +0.5 |
V |
Vout |
DC Output Voltage (Referenced to GND) |
0.5 to VCC +0.5 |
V |
Iin |
DC Input Current, per Pin |
±20 |
mA |
Iout |
DC Output Sink/Source Current, per Pin |
±50 |
mA |
ICC |
DC VCC or GND Current per Output Pin |
±50 |
mA |
Tstg |
Storage Temperature |
65 to +150 |
The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW.
The register MC74AC377 is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flipflop's Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.