Features: • CPU16 - 16-Bit Architecture - Full Set of 16-Bit Instructions - Three 16-Bit Index Registers- Two 16-Bit Accumulators - Control-Oriented Digital Signal Processing Capability - 1 Megabyte of Program Memory and 1 Megabyte of Data Memory - High-Level Language Support - Fast Interrup...
MC68HC16Z1: Features: • CPU16 - 16-Bit Architecture - Full Set of 16-Bit Instructions - Three 16-Bit Index Registers- Two 16-Bit Accumulators - Control-Oriented Digital Signal Processing Capability - 1 Me...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Rating | Symbol | Value | Unit |
Supply Voltage1,2,5 | VDD | 0.3 to + 6.5 | V |
Input Voltage1,2,3,4,5 | Vin | 0.3 to + 6.5 | V |
Instantaneous Maximum Current Single pin limit (applies to all pins)1,4,5,6 |
ID | 25 | mA |
Operating Maximum Current Digital input disruptive current 4,5,6,7 VSS 0.3 < VIN < VDD + 0.3 |
IiD | 500 to 500 | mA |
Operating Temperature Range MC68HC16Z1 "C" Suffix MC68HC16Z1 "V" Suffix MC68HC16Z1 "M" Suffix |
TA | TL to TH 40 to 85 40 to 105 40 to 125 |
°C |
Storage Temperature Range | Tstg | 55 to 150 | °C |
The MC68HC16Z1 is a high-speed 16-bit control unit that is upwardly code compatible with M68HC11 controllers. It is a member of the M68300/68HC16 Family of modular microcontrollers.
M68HC16 controllers are built up from standard modules that interface through a common internal bus. Standardization facilitates rapid development of devices tailored for specific applications.
The MC68HC16Z1 incorporates a true 16-bit central processing unit (CPU16), a system integration module (SIM), an 8/10-bit analog-to-digital converter (ADC), a queued serial module (QSM), a generalpurpose timer (GPT), and a 2048-byte standby RAM (SRAM). These modules are interconnected by the intermodule bus (IMB).
Maximum system clock for the MC68HC16Z1 is 16.78 MHz. A phase-locked loop circuit synthesizes the clock from a frequency reference. Either a crystal (nominal frequency: 32.768 kHz) or an externally generated signal can be used. System hardware and software support changes in clock rate during operation. Because the MC68HC16Z1 is a fully static design, register and memory contents are not affected by clock rate changes.
High-density complementary metal-oxide semiconductor (HCMOS) architecture makes the basic power consumption of the MC68HC16Z1 low. Power consumption can be minimized by stopping the system clock. The M68HC16 instruction set includes a low-power stop (LPSTOP) command that efficiently implements this capability.