Features: • Output Drive Capability: 10 LSTTL Loads• Outputs Directly Interface to CMOS, NMOS, and TTL• Operating Voltage Range: 2 to 6 V• Low Input Current: 1 A• High Noise Immunity Characteristic of CMOS Devices• In Compliance with the Requirements Defined by ...
MC54HC393: Features: • Output Drive Capability: 10 LSTTL Loads• Outputs Directly Interface to CMOS, NMOS, and TTL• Operating Voltage Range: 2 to 6 V• Low Input Current: 1 A• High ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
PinoutDescriptionThe F373 contains eight D-type latches with 3-state output buffers. When the Latc...
PinoutDescriptionThe F374 consists of eight edge-triggered flip-flops with individual D-type input...
• Output Drive Capability: 10 LSTTL Loads
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2 to 6 V
• Low Input Current: 1 A
• High Noise Immunity Characteristic of CMOS Devices
• In Compliance with the Requirements Defined by JEDEC Standard No. 7A
• Chip Complexity: 236 FETs or 59 Equivalent Gates
Symbol |
Parameter |
Value |
Unit |
VCC |
DC Supply Voltage (Referenced to GND) |
0.5 to +7.0 |
V |
Vin |
DC Input Voltage (Referenced to GND) |
1.5 to VCC +1.5 |
V |
Vout |
DC Output Voltage (Referenced to GND) |
0.5 to VCC + 0.5 |
V |
Iin |
DC Input Current, per Pin |
± 20 |
mA |
Iout |
DC Output Current, per Pin |
± 25 |
mA |
ICC |
DC Supply Current, VCC and GND Pins |
± 50 |
mA |
PD |
Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package† |
750 500 |
mW |
Tstg |
Storage Temperature |
65 to + 150 |
|
TL |
Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP, SOIC or TSSOP Package) (Ceramic DIP) |
260 300 |
The MC54/74HC393 is identical in pinout to the LS393. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.
MC54/74HC393 consists of two independent 4bit binary ripple counters with parallel outputs from each counter stage. A ÷ 256 counter can be obtained by cascading the two binary counters.
Internal flipflops of MC54/74HC393 are triggered by hightolow transitions of the clock input. Reset for the counters is asynchronous and activehigh. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals of MC54/74HC393 are subject to decoding spikes and should not be used as clocks or as strobes except when gated with the Clock of the HC393.