MC10E196

An eighth latched input, D7, MC10E196 is provided for cascading multiple PDC's for increased programmable range. The cascade logic allows full control of multiple PDC's, at the expense of only a single added line to the data bus for each additional PDC, without the need for any external gating. The MC10E is a programmable delay chip (PDC) designed primarily for very accurate differential ECL input edge placement applications. The FTUNE input takes an analog voltage and applies it to an internal linear ramp for reducing the 20 ps resolution still further. The FTUNE input is what differentiates the E196 from the E195. The delay section MC10E196 consists of a chain of gates and a linear ramp delay adjust organized as shown in the logic symbol. The first two delay elements feature gates that have been modified to have delays 1.25 and 1.5 times the basic gate delay of approximately 80 ps. These two elements provide the E196 with a digitally-selectable resolution of approximately 20 ps. The required MC10E196 delay is selected by the seven address inputs D[0:6], which are latched on chip by a high signal on the latch enable (LEN) control.

The features of MC10E196 can be summarized as (1)2.0ns worst case delay range; (2)=20ps/delay step resolution; (3)linear input for tighter resolution; (4)>1.0GHz bandwidth; (5)on chip cascade circuitry; (6)extended 100E VEE range of -4.2 to -5.46V; (7)75K input pulldown resistors.

The DC characteristics (VEE= VEE(min) to VEE(max); VCC= VCCO= GND) of MC10E196 are IIH input high current: 150(0°C)/150(25°C)/150 (85°C)A; IEE power supply current: 130(typ)/156(max)mA(under individual 0, 25,80°C).