Features: · 2.6ns Typical Propagation Delay·Differential ECL Inputs· Small Outline SOIC Package· 24mA TTL Outputs· Flow Through PinoutsPinoutSpecifications Symbol Parameter Value Unit VCC DC Supply Voltage (Referenced to GND, VEE= 5.2) 7.0 V VEE DC Supply Voltage ...
MC100ELT25: Features: · 2.6ns Typical Propagation Delay·Differential ECL Inputs· Small Outline SOIC Package· 24mA TTL Outputs· Flow Through PinoutsPinoutSpecifications Symbol Parameter Value Uni...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
US $4.26 - 6.3 / Piece
Counter Shift Registers 5V ECL 8-Bit Binary Up Synchronous
Symbol |
Parameter |
Value |
Unit |
VCC |
DC Supply Voltage (Referenced to GND, VEE= 5.2) |
7.0 |
V |
VEE |
DC Supply Voltage (Referenced to GND, VCC = 5.0) |
8.0 |
V |
VIN |
Input Voltage |
0 to VCC |
V |
IOUT |
Current Applied to Output in Low Output State Continuou Surg |
50 100 |
mA |
TA |
Operating Temperature Range (In Free-Air) |
40 to 85 |
|
TSTG |
Storage Temperature Range |
55 to +150 |
The MC100ELT25 is a differential ECL to TTL translator. Because ECL levels are used a +5V, -5.2V (or -4.5V) and ground are required. The small outline 8-lead SOIC package and the single gate of the ELT25 makes it ideal for those applications where space, performance and low power are at a premium. Because the mature MOSAIC 1.5 process is used, low cost can be added to the list of features.
The VBBoutput allows the MC100ELT25 to also be used in a single-ended input mode. In this mode the VBB output is tied to the IN input for a non-inverting buffer or the IN input for an inverting buffer. If used the VBB pin should be bypassed to ground via a 0.01F capacitor.
The MC100ELT25 is available in both ECL standards: the 10ELT is compatible with MECL 10H logic levels while the 100ELT is compatible with ECL 100K logic levels.