MC100E241

Features: • SHIFT overrides HOLD/LOAD Control• 1000ps Max. CLK to Q• Asynchronous Master Reset• Pin-Compatible with E141• Extended 100E VEE Range of 4.2V to 5.46V• 75k Input Pulldown ResistorsPinoutDescriptionThe MC100E241 is an 8-bit shiftable register. Unlik...

product image

MC100E241 Picture
SeekIC No. : 004414707 Detail

MC100E241: Features: • SHIFT overrides HOLD/LOAD Control• 1000ps Max. CLK to Q• Asynchronous Master Reset• Pin-Compatible with E141• Extended 100E VEE Range of 4.2V to 5.46VR...

floor Price/Ceiling Price

Part Number:
MC100E241
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/27

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• SHIFT overrides HOLD/LOAD Control
• 1000ps Max. CLK to Q
• Asynchronous Master Reset
• Pin-Compatible with E141
• Extended 100E VEE Range of 4.2V to 5.46V
• 75k Input Pulldown Resistors




Pinout

  Connection Diagram


Description

The MC100E241 is an 8-bit shiftable register. Unlike a standard universal shift register such as the E141, the MC100E241 features internal data feedback organized so that the SHIFT control overrides the HOLD/LOAD control. This enables the normal operations of HOLD and LOAD to be toggled with a single control line without the need for external gating. It also enables switching to scan mode with the single SHIFT control line.

The eight inputs D0 D7 accept parallel input data, while S-IN accepts serial input data when in shift mode. Data is accepted a set-up time before the positive-going edge of CLK; shifting is also accomplished on the positive clock edge. A HIGH on the Master Reset pin (MR) asynchronously resets all the registers to zero.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Batteries, Chargers, Holders
Memory Cards, Modules
Connectors, Interconnects
Semiconductor Modules
Circuit Protection
View more