Features: • Provides Odd-HIGH Parity of 12 Inputs• Shiftable Output Register with Hold• 900ps Max. D to Q/Q Output• Enable• Asynchronous Register Reset• Dual Clocks• Extended 100E VEE Range of 4.2V to 5.46V• 75k Input Pulldown ResistorsPinoutDescri...
MC100E160: Features: • Provides Odd-HIGH Parity of 12 Inputs• Shiftable Output Register with Hold• 900ps Max. D to Q/Q Output• Enable• Asynchronous Register Reset• Dual Cloc...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
US $4.26 - 6.3 / Piece
Counter Shift Registers 5V ECL 8-Bit Binary Up Synchronous
The MC100E160 is a 12-bit parity generator/checker. The Q output is HIGH when an odd number of inputs are HIGH. A HIGH on the Enable input (EN ) forces the Q output LOW.
The MC100E160 also features an output register. Multiplexers direct the register input, giving the option of holding present data by asserting HOLD LOW, or of shifting data in through the S-IN pin by asserting SHIFT HIGH. The output register itself is clocked by a positive edge on CLK1 or CLK2 (or both). A HIGH on the reset pin (R) overrides to force the Y output LOW.