Features: FR CPU• 32-bit RISC, load/store architecture, 5-stage pipeline• Operating clock frequency : Internal 50 MHz/external 25 MHz (PLL used at source oscillation 12.5 MHz) • General purpose registers : 32 bits × 16• 16-bit fixed length instructions (basic instructions) ...
MB91121: Features: FR CPU• 32-bit RISC, load/store architecture, 5-stage pipeline• Operating clock frequency : Internal 50 MHz/external 25 MHz (PLL used at source oscillation 12.5 MHz) • Ge...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Parameter |
Symbol | Value | Unit | Remarks | |
---|---|---|---|---|---|
Min. | Max. | ||||
Power supply voltage | VCC | VSS − 0.3 | VSS + 4.0 | V | |
Analog supply voltage | AVCC | VSS − 0.3 | VSS + 4.0 | V | *1 |
Analog reference voltage | AVRH | VSS − 0.3 | VSS + 4.0 | V | *1 |
Input voltage | VI | VSS − 0.3 | VCC + 0.3 | V | |
Analog pin input voltage | VIA | VSS − 0.3 | AVCC + 0.3 | V | |
Output voltage |
VO | VSS − 0.3 | VCC + 0.3 | V | |
"L" level maximum output current | IOL | - | 10 | mA | *2 |
"L" level average output current | IOLAV | - | 4 |
mA | *3 |
"L" level total maximum output current | IOL | - | 100 | mA | |
"L" level total average output current | IOLAV | - | 50 | mA | *4 |
"H" level maximum output current | IOH | - | −10 | mA | *2 |
"H" level average output current | IOHAV | - | −4 | mA | *3 |
"H" level total maximum output current | IOH | - | −50 | mA | |
"H" level total average output current | IOHAV | - | −20 | mA | *4 |
Power consumption | PD |
- | 600 | mW | |
Operating temperature | TA | 0 | +70 | °C |
|
Storage temperature | Tstg | -55 | +150 | °C |
The MB91121 is a microcontroller with a 32-bit RISC CPU (FR family *) as the core, incorporating a variety of
I/O resources, a bus control facility, and a multiplier-accumulator (simplified DSP) with internal program RAM for
built-in control applications which require advanced, high-speed CPU processing.
While being based on external bus access for supporting a vast address space accessed by the 32-bit CPU, MB91121 contains 1 K bytes of instruction cache memory and 4 K bytes of RAM (8 K bytes when the DSP is not used) for
speeding up the execution of instructions by the CPU.
In this way, MB91121 is designed for built-in applications which require high performance and processing power
of the CPU, such as digital camera, navigation system, and high-performance FAX, and printer controls.
* : FR Family stands for FUJITSU RISC controller.