Features: High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX® architecture 5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available MAX 7000S devices ISP circuitry compatible wi...
MAX7000: Features: High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX® architecture 5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol | Parameter | Conditions |
Min |
Max |
Unit |
VCC VI IOUT TSTG TAMB TJ |
Supply voltage DC input voltage DC output current, per pin Storage temperature Ambient temperature Junction temperature |
With respect to ground (2) No bias Under bias Ceramic packages, under bias PQFP and RQFP packages, under bias |
2.0 2.0 25 65 65 |
7.0 7.0 25 150 135 150 135 |
V V mA ° C ° C ° C ° C |
The MAX7000 high-density, high-performance PLDs is based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6, -7, and -10 speed grades as well as MAX7000 and MAX 7000E devices in -5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2. See Table 3 for available speed grades.