Features: ·Memory configuration The total memory capacity is 6M bits (static memory). The following two types of memory configurations can be selected.262144-word x 8-bit x 3-line configuration 262144-word x 12-bit x 2-line configuration·High - speed cycle 16.6 ns (Min.)·High - speed access 13.0 n...
M66287FP: Features: ·Memory configuration The total memory capacity is 6M bits (static memory). The following two types of memory configurations can be selected.262144-word x 8-bit x 3-line configuration 2621...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol |
Parameter |
Conditions |
Ratings |
Unit |
Vcc18 | Supply voltage (1.8 V power supply ) |
A value based on GND |
-0.3to +2.5 |
V |
VccIO | Supply voltage (3.3 V power supply ) |
-0.3to +3.8 |
V | |
VI | Input voltage |
-0.3toVCCIO+0.3 |
V | |
Vo | Output voltage |
-0.3toVCCIO+0.3 |
V | |
Pd | Maximum power dissipation | Ta = 70 °C |
800 |
mW |
Tstg | Storage temperature |
-55 to +150 |
°C |
The M66287FP is a high-speed field memory with three FIFO (First In First Out) memories of 262144-word x 8-bit
configuration (2M bits) which uses high-performance silicon gate CMOS process technology. One of three FIFO memories consists of two FIFO memories of 262144-word x 4-bit (1M bits). Five types of operation can be performed through the following mode settings:
Mode1 : 3-system delay data output by 3-system individual input of 256K-word x 8-bit FIFO
Mode2 : Simultaneous output of 1 to 3-line delay data by 1-system input of 256K-word x 8-bit FIFO
Mode3 : Simultaneous output of 1 to 2-line delay data by 1-system input of 256K-word x 8-bit FIFO
and,1-system delay data output by 1-system input of 256K-word x 8-bit FIFO
Mode4 : 2-system delay data output by 2-system individual input of 256K-word x 12-bit FIFO
Mode5 : Simultaneous output of 1 to 2-line delay data by 1-system input of 256K-word x 12-bit FIFO
The above-mentioned function is most suitable for image data correction across multiple fields. Because three pieces of 2M-bit FIFO are contained in one chip, a low power consumption of a set can be realized.