Features: HIGH SPEED tPD = 17 ns (TYP.) AT VCC = 5 V LOWPOWER DISSIPATION ICC = 4 mA (MAX.) AT TA = 25OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS BALANCEDPROPAGATION DELAYS tPLH = tPHL SYMMETRICAL OUTPUT IMPEDANCE IOL = IOH = 4 mA (MIN.) COMPATIBLE WITH TTL OUTPUTS VIH = 2 V (MIN.) VIL = 0.8 V (MAX.)PI...
M54HCT165: Features: HIGH SPEED tPD = 17 ns (TYP.) AT VCC = 5 V LOWPOWER DISSIPATION ICC = 4 mA (MAX.) AT TA = 25OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS BALANCEDPROPAGATION DELAYS tPLH = tPHL SYMMETRICAL OUTPUT...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The M54/74HCT165 is a high speed CMOS 8 BITPISO SHIFT REGISTER fabricated in silicon gateC2MOS technology. It has the same high speedperformance of LSTTL combined with true CMOSlow power consumption. M54/74HCT165 achives the high speedoperation similar to equivalent LSTTL whilemaintaining the CMOS low power dissipation.This device contains eight clocked master slave RSflip-flops connected as a shift register, with auxiliarygating to provide over-riding asynchronous parallelentry. Parallel data entrens when the shift/load inputis low. The parallel data can change while shift/loadis low, provided that the recommended set-up andhold times are observed. For clocked operation,shift/load must be high. The two clock input performidentically; one can be used as a clock inhibit byapplying a high signal; to permit this operationclocking is accomplished through a 2 input norgates.
To avoid double clocking, however, the M54/74HCT165 inhibit signalshould only go high while the clock is high.Otherwise the rising inhibit signal will cause thesame response as rising clock edge.This integratedcircuit has input and output characteristics that arefully compatible with 54/74 LSTTL logic families.M54/74HCT devices are designed to directlyinterface HSCMOS systems with TTL and NMOScomponents. They are also plug in replacements forLSTTL devices giving a reduction of powerconsumption. All inputs are equipped withprotection circuits against static discharge andtransient excess voltage.