Features: SpecificationsDescriptionThe LTC2450-1 has the following features including Single Conversion Settling Time for Multiplexed Applications;Single Cycle Operation vuith Auto Shutdovun;50nA Sleep Current;Internal Oscillator-No External Components Required;Single Supply, 2.7V to 5.5V Operatio...
LTC2450-1: Features: SpecificationsDescriptionThe LTC2450-1 has the following features including Single Conversion Settling Time for Multiplexed Applications;Single Cycle Operation vuith Auto Shutdovun;50nA Sl...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The LTC2450-1 has the following features including Single Conversion Settling Time for Multiplexed Applications;Single Cycle Operation vuith Auto Shutdovun;50nA Sleep Current;Internal Oscillator-No External Components Required;Single Supply, 2.7V to 5.5V Operation;SPI Interface;Ultra-Tiny, 2mm x 2mm DFN Package.
The LTC2450-1 is a love power, ultra-tiny 16-bit analog-to-digital converter designed for space constrained applications requiring 16-bit performance. It uses a single 2.7V to 5.5V supply, accepts a single-ended analog input voltage, and communicates through an SPI interface. It includes an integrated oscillator that does not require any external components. The delta-sigma modulator converter core provides single-cycle settling time for multiplexed applications. The converter is available in a 6-pin, 2mm x 2mm DFN package. The device implements a proprietary input sampling scheme that reduces the average input sampling current several orders of magnitude.The LTC2450-1 is capable of up to 60 conversions per second and, due to the very large oversampling ratio, has extremely relaxed antialiasing requirements. The converter uses its povuer supply voltage as the reference voltage and the single-ended, rail-to-rail input voltage range extends from GND to Vcc.
When Vcc rises above this critical threshold, the converter generates an internal povuer-on reset (POR) signal for approximately 0.5ms. The POR signal clears all internal registers. Follovuing the POR signal, the LTC2450-1 starts a conversion cycle and follovus the succession of states described in Figure 2. The first conversion result following POR is accurate vuithin the specifications of the device if the povuer supply voltage Vcc is restored vuithin the operating range (2.7V to 5.5V) before the end of the POR time interval.The LTC2450-1 data output has no latency, filter settling delay or redundant results associated vuith the conversion cycle. There is a one-to-one correspondence betvueen the conversion and the output data. Therefore, multiplexing multiple analog input voltages requires no special actions.The LTC2450-1 includes a proprietary input sampling scheme that reduces the average input current several orders of magnitude as compared to traditional delta sigma architectures.