Features: Source and sink currentLow output voltage offsetNo external resistors requiredLinear topologySuspend to Ram (STR) functionalityLow external component countThermal ShutdownAvailable in SO-8, PSOP-8 or LLP-16 packagesApplicationDDR-I and DDR-II Termination VoltageSSTL-2 and SSTL-3 Terminat...
LP2996: Features: Source and sink currentLow output voltage offsetNo external resistors requiredLinear topologySuspend to Ram (STR) functionalityLow external component countThermal ShutdownAvailable in SO-8...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The LP2996 linear regulator is designed to meet the JEDEC SSTL-2 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5A continuous current and transient peaks up to 3A in the application as required for DDR-SDRAM termination. The LP2996 also incorporates a VSENSE pin to provide superior load regulation and a VREF output as a reference for the chipset and DIMMs.
An additional feature found on the LP2996 is an active low shutdown (SD) pin that provides Suspend To RAM (STR) functionality. When SD is pulled low the VTT output will tri-state providing a high impedance output, but, VREF will remain active. A power savings advantage can be obtained in this mode through lower quiescent current.