Features: Single chip solution for DECT RF transceiver RF sensitivity to −93 dBm; RSSI sensitivity to −100 dBmTwo regulated voltage outputs for discrete amplifiers High gain (85 dB) intermediate frequency stripAllows unregulated 3.0V5.5V supply voltage Power down mode for increased cur...
LMX3161: Features: Single chip solution for DECT RF transceiver RF sensitivity to −93 dBm; RSSI sensitivity to −100 dBmTwo regulated voltage outputs for discrete amplifiers High gain (85 dB) inte...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Power Supply Voltage (VCC) ...............−0.3V to +6.5V
VP .......................................................−0.3V to +6.5V
Voltage on Any Pin with
GND = 0V (VI) ..............................−0.3V to VCC +0.3V
Storage Temperature Range (TS) .−65°C to +150°C
Lead Temp. (solder, 4 sec)(TL) ......................+260°C
The LMX3161 Single Chip Radio Transceiver is a monolithic, integrated radio transceiver optimized for use in a Digital Enhanced Cordless Telecommunications (DECT) system. It is fabricated using National's ABiC V BiCMOS process (fT = 18 GHz). The LMX3161 contains phase locked loop (PLL), transmit and receive functions. The 1.1 GHz PLL block is shared between transmit and receive section. The transmitter includes a frequency doubler, and a high frequency buffer. The receiver consists of a 2.0 GHz low noise mixer, an intermediate frequency (IF) amplifier, a high gain limiting amplifier, a frequency discriminator, a received signal strength indicator (RSSI), and an analog DC compensation loop. The PLL, doubler, and buffers can be used to implement open loop modulation along with an external VCO and loop filter.
The circuit features on-chip voltage regulation to allow supply voltages ranging from 3.0V to 5.5V. Two additional voltage regulators provide a stable supply source to external discrete stages in the Tx and Rx chains. The IF amplifier, high gain limiting amplifier, and discriminator are optimized for 110 MHz operation, with a total IF gain of 85 dB. The single conversion receiver architecture provides