Position: Home  > All Categories> Integrated Circuits (ICs) > LC89512W

LC89512W

Features: • Support for double-speed drives at an operating frequency of 16.9344 MHz Either SRAM (120 ns), DRAM (80 ns) or pseudo SRAM (85 ns) can be used.• Support for quad-speed drives at an operating frequency of 33.8688 MHz SRAM (70 ns) must be used.• Built-in SCSI interface ...

product image

LC89512W Picture
See larger image
SeekIC No. : 004392647 Detail

LC89512W: Features: • Support for double-speed drives at an operating frequency of 16.9344 MHz Either SRAM (120 ns), DRAM (80 ns) or pseudo SRAM (85 ns) can be used.• Support for quad-speed drives...

LC89512W Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
LC89512W
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/3/12

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Support for double-speed drives at an operating frequency of 16.9344 MHz Either SRAM (120 ns), DRAM (80 ns) or pseudo SRAM (85 ns) can be used.
• Support for quad-speed drives at an operating frequency of 33.8688 MHz SRAM (70 ns) must be used.
• Built-in SCSI interface with built-in 48 mA sink buffer (Only the TARGET function is supported.)
• Built-in 12-byte output FIFO for sub-CPU to host computer data transmission
• Built-in 12-byte input FIFO for host computer to sub-CPU data transmission
• Subcode data can be written to buffer RAM and the sub-CPU can read the subcode values by connecting the LC89512 to the CD-DSP subcode pin.
• Sub-CPU access of buffer RAM through the LC89512
• Built-in function for buffer RAM internal data transfer
• Pseudo-SRAM (128-kword ×8-bit and smaller) can be used.
• DRAM (two 256-kword ×4-bit chips or two 1-Mword×4-bit chips) can be used.
• Transfer speeds:
  2.8 MB/second (asynchronous mode) (for CD-ROM decode only operation)
  4.2 MB/second (synchronous mode) (CD-ROM decode
  operation is not supported in synchronous mode)
  Both of these transfer modes use a 16.9344 MHz clock.
  (The transfer speed depends on the frequency used.)
• Operating frequencies: 16.9344 MHz (up to double speed), 33.8688 (quad speed)


Specifications

Parameter Symbol Conditions Ratings Unit
Maximum power supply voltage VDD max  Ta = 25 0.3 to +7.0 V
I/O voltage VI, VO  Ta = 25 0.3 to VDD+0.3 V
Allowable power dissipation Pd max Ta  70 350 mW
Operating temperature Topr   30 to +70
Storage temperature Tstg   55 to +125
Solder resistance (Pins only)   10 seconds 260



Description

The LC89512W integrates a real-time error correction circuit and a SCSI interface in a single chip.


Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Circuit Protection
A50QS75-4Y
F-17*77
Hardware, Fasteners, Accessories
MF-A02
LMS700KF07
Optoelectronics
SFH7770
TLP423J
Memory Cards, Modules
WT32
VTL5C7
Power Supplies - External/Internal (Off-Board)
A76L-0300-0077
A5E01231722-F2
Fans, Thermal Management
3610ML-05W-B49
1608KL-05W-B39
View more