Features: `Device Architecture• Design Technology:........... 90nm• Supply Voltage:..............1.8V (1.7V ~ 1.95V)• Host Interface:..............16 bit• 5KB Internal BufferRAM:....... ..1KB BootRAM, 4KB DataRAM• SLC NAND Array:........... ..(2K+64)B Page Size, (128K...
KFG1G16D2M-DEB5: Features: `Device Architecture• Design Technology:........... 90nm• Supply Voltage:..............1.8V (1.7V ~ 1.95V)• Host Interface:..............16 bit• 5KB Internal Buffer...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: ·Architecture• Design Technology: 0.12um• Voltage Supply- 1.8V device(KFG121...
Features: Device Architecture• Design Technology:......90nm• Supply Voltage:......1.8V...
Features: • Design Technology:• Supply Voltage:• Host Interface:• 5KB Inte...
Parameter
|
SymbolL |
Rating |
UNIT | |
Voltage on any pin relative to VSS |
Vcc |
Vcc |
-0.5 to + 2.45 |
V |
All Pins |
VIN |
-0.5 to + 2.45 | ||
Temperature Under Bias |
Extended |
Tbias |
-30 to +125 |
|
Storage Temperature |
Tstg |
-65 to +150 |
||
Short Circuit Output Current |
IOS |
5 |
mA | |
Recommended Operating Temperature |
TA (Extended Temp.) |
-30 to +85 |
The OneNAND KFG1G16D2M-DEB5 is an advanced generation, high-performance NAND-based Flash memory.
KFG1G16D2M-DEB5 integrates on-chip a single-level-cell (SLC) NAND Flash Array memory with two independent data buffers, boot RAM buffer, a page buffer for the Flash array, and a one-time-programmable block.
The combination of these memory areas enable high-speed pipelining of reads from host, BufferRAM, Page Buffer, and AND Flash Array.
Clock speeds up to 54MHz with a x16 wide I/O yields a 68MByte/second bandwidth.
The OneNAND KFG1G16D2M-DEB5 also includes a Boot RAM and boot loader. This enables the device to efficiently load boot code at device startup from the NAND Array without the need for off-chip boot device.
One block of the NAND Array is set aside as an OTP memory area. This area, available to the user, can be configured and locked with secured user information.
On-chip controller interfaces enable the device to operate in systems without NAND Host controllers