Position: Home  > All Categories> Integrated Circuits (ICs) > K7I643682M

K7I643682M

Features: • 1.8V+0.1V/-0.1V Power Supply.• DLL circuitry for wide output data valid window and future freguency scaling.• I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O, 1.8V+0.1V/-0.1V for 1.8V I/O.• Pipelined, double-data rate operation.• Common data input/output b...

product image

K7I643682M Picture
See larger image
SeekIC No. : 004383292 Detail

K7I643682M: Features: • 1.8V+0.1V/-0.1V Power Supply.• DLL circuitry for wide output data valid window and future freguency scaling.• I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O, 1.8V+0.1V...

K7I643682M Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
K7I643682M
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/21

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• 1.8V+0.1V/-0.1V Power Supply.
• DLL circuitry for wide output data valid window and future freguency scaling.
• I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O, 1.8V+0.1V/-0.1V for 1.8V I/O.
• Pipelined, double-data rate operation.
• Common data input/output bus .
• HSTL I/O
• Full data coherency, providing most current data.
• Synchronous pipeline read with self timed late write.
• Registered address, control and data input/output.
• DDR(Double Data Rate) Interface on read and write ports.
• Fixed 2-bit burst for both read and write operation.
• Clock-stop supports to reduce current.
• Two input clocks(K and K) for accurate DDR timing at clock rising edges only.
• Two input clocks for output data(C and C) to minimize clock-skew and flight-time mismatches.
• Two echo clocks (CQ and CQ) to enhance output data traceability.
• Single address bus.
• Byte write function.
• Simple depth expansion with no data contention.
• Programmable output impedance.
• JTAG 1149.1 compatible test access port.
• 165FBGA(11x15 ball aray FBGA) with body size of 15x17mm & Lead Free


Specifications

PARAMETER
SYMBOL
Value
UNIT
Voltage on VDD Supply Relative to VSS
VDD
0.5 to 2.9
V
Voltage on VDDQ Supply Relative to VSS
VDDQ
0.5 to VDD
V
Voltage on Input Pin Relative to VSS
VIN
0.5 to VDD+0.3
storage temperature
TSTG
-65 to 150
Operating Temperature (Commercial / Industrial)
TOPR
0 to 70 / -40 to 85
Storage Temperature Range Under Bias
TBIAS
-10 to 85



*Note:
1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VDDQ must not exceed VDD during normal operation.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Power Supplies - Board Mount
HC-06
PM150RSA060-S81AH0G
Prototyping Products
AVT4168
DE1
Optoelectronics
SFH7770
TLP423J
Memory Cards, Modules
WT32
VTL5C7
Batteries, Chargers, Holders
ICR18650-28A
ICR18650-26F/h
Boxes, Enclosures, Racks
ACLSN12
ACLJIC
View more