Features: • Fully Synchronous Operation- Double Data Rate (DDR)- Data input/output are synchronized with both edges of DS / QS.- Differential Clock (CLK and CLK) inputs- CS, FN and all address input signals are sampled on the positive edge of CLK.- Output data (DQs and QS) is aligned to the ...
K4C89183AF: Features: • Fully Synchronous Operation- Double Data Rate (DDR)- Data input/output are synchronized with both edges of DS / QS.- Differential Clock (CLK and CLK) inputs- CS, FN and all address...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol | Parameter | Rating | Units | Notes |
Vdd | Power Supply Voltage | -0.3 to 3.3 | V | |
VddQ | Power Supply Voltage (for I/O buffer) | -0.3 ~ VDD + 0.3 | V | |
VIN | Input Voltage | -0.3 ~ VDD + 0.3 | V | |
VOUT | DQ pin Voltage | -0.3 ~ VDDQ + 0.3 | V | |
VREF | Input Reference Voltage | -0.3 ~ VDDQ + 0.3 | V | |
TOPR | Operating Temperature | 0 to 85 | Case Temp. | |
TSTG | Storage Temperature | -55 to 150 | ||
TSOLDER | Soldering Temperature(10s) | 260 | ||
PD | Power Dissipation | 2 | W | |
IOUT | Short Circuit Output Current | ± 50 | mA |
Caution : Conditions outside the limits listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to "ABSOLUTE MAXIMUM RATINGS" conditions for extended periods may affect device reliability.
K4C89183AF is a CMOS Double Data Rate Network-DRAM containing 301,989,888 memory cells. K4C89183AF is rganized as 4,194,304-words x 4 banks x18 bits. K4C89183AF feature a fully synchronous operation referenced to clock edge hereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. K4C89183AF can operate fast core cycle compared with regular DDR SDRAM. K4C89183AF is suitable for Server, Network and other applications where large memory density and low power onsumption are required. The Output Driver for Network-DRAM is capable of high quality fast data transfer under light loading ondition.