Features: • Operating Voltage Range: 3.0 to 18 V• Maximum input current of 1 A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C• Noise margin (over full package temperature range):1.0 V min @ 5.0 V supply2.0 V min @ 10.0 V supply2.5 V min @ 15.0 V supplyPinout...
IW4043B: Features: • Operating Voltage Range: 3.0 to 18 V• Maximum input current of 1 A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C• Noise margin (over full package...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol | Parameter | Value | Unit |
VCC | DC Supply Voltage (Referenced to GND) | -0.5 to +20 | V |
VIN | DC Input Voltage (Referenced to GND) | -0.5 to VCC +0.5 | V |
VOUT | DC Output Voltage (Referenced to GND) | -0.5 to VCC +0.5 | V |
IIN | DC Input Current, per Pin | ±10 | mA |
Ptot | Power Dissipation per Output Transistor | 100 | mW |
PD | Power Dissipation in Still Air, Plastic DIP+ SOIC Package+ |
750 500 |
mW |
Tstg | Storage Temperature | -65 to +150 | |
TL | Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) |
260 |
The IW4043B types are quad cross-coupled 3-state CMOS NOR latces. Each latch has a separate Q output and individual SET and RESET inputs. The Q outputs are controlled by a common ENABLE input. A logic "1" or high on the ENABLE input connects the latch states to the Q outputs. A logic "0" or low on the ENABLE input disconnects the latch states from the Q outputs, resulting in an open circuit condition on the Q outputs. The open circuit feature allows common busing of the outputs.