IC REG/CTRLR ACPI DUAL DDR 20QFN
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
DescriptionThe ISL60002 FGA voltage references are very high precision analog voltage references f...
US $2.57 - 3.95 / Piece
Voltage & Current References PREC 3.3V HI OUTPUT FGAVREF 1MV -40 - +1
Series: | - | Manufacturer: | Intersil | ||
Max Input Freq : | 8.5 GHz | Applications: | Memory, DDR/DDR2 Regulator | ||
Current - Supply: | 5.25mA | Voltage - Supply: | - | ||
Operating Temperature: | 0°C ~ 70°C | Mounting Type: | Surface Mount | ||
Package / Case: | 20-VQFN Exposed Pad | Supplier Device Package: | 20-QFN Exposed Pad (6x6) |
The ISL6532CR provides a complete ACPI compliant power solution for up to 4 DIMM dual channel DDR/DDR2 memory systems. Included are both a synchronous buck controller and integrated LDO to supply VDDQ with high current during S0/S1 states and standby current during S3 state. During Run mode, a fully integrated sink-source regulator generates an accurate (VDDQ/2) high current VTT voltage without the need for a negative supply. A buffered version of the VDDQ/2 reference is provided as VREF.
The switching PWM controller ISL6532CR drives two N-Channel MOSFETs in a synchronous-rectified buck converter topology. The synchronous buck converter ISL6532CR uses voltagemode control with fast transient response. Both the switching regulator and integrated standby LDO provide a maximum static regulation tolerance of ±2% over line, load, and temperature ranges. The output is user-adjustable by means of external resistors down to 0.8V.
Switching the memory core output between the PWM regulator and the standby LDO during state transitions is accomplished smoothly via the internal ACPI control circuitry. The NCH signal ISL6532CR provides synchronized switching of a backfeed blocking switch during the transitions eliminating the need to route 5V Dual to the memory supply.
An integrated soft-start feature brings VDDQ into regulation in a controlled manner when returning to S0/S1 state from S4/S5 or mechanical off states. During S0 the PGOOD signal indicates that all supplies are within spec and operational.
Each output is monitored for under and over-voltage events. Current limiting is included on the VTT and VDDQ standby regulators. Thermal shutdown is integrated.