Features: • Outputs Directly Interface to CMOS, NMOS, and TTL• Operating Voltage Range: 2.0 to 6.0 V• Low Input Current: 1.0 A, 0.1 A @ 25• High Noise Immunity Characteristic of CMOS Devices• Outputs Source/Sink 24 mAPinoutSpecifications Symbol Parameter Va...
IN74AC652: Features: • Outputs Directly Interface to CMOS, NMOS, and TTL• Operating Voltage Range: 2.0 to 6.0 V• Low Input Current: 1.0 A, 0.1 A @ 25• High Noise Immunity Characteristic...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol |
Parameter |
Value |
Unit |
VCC |
DC Supply Voltage (Referenced to GND) |
-0.5 to +7.0 |
V |
VIN |
DC Input Voltage (Referenced to GND) | -0.5 to VCC +0.5 |
V |
VOUT |
DC Output Voltage (Referenced to GND) |
0.5 to VCC +0.5 |
V |
IIN |
DC Input Current, per Pin |
±20 |
mA |
IOUT |
DC Output Sink/Source Current, per Pin |
±50 |
mA |
ICC |
DC Supply Current, VCC and GND Pins |
±50 |
mA |
PD |
Power Dissipation in Still Air, Plastic DIP+ SOIC Package+ |
750 500 |
mW |
Tstg |
Storage Temperature |
-65 to +150 |
|
TL |
Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) |
260 |
The IN74AC652 is identical in pinout to the LS/ALS652, HC/HCT652. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALS outputs.
These devices of the IN74AC652 consists of bus transceiver circuits, D-type flip-flop, and control circuitry arranged for multiplex transmission of data directly from the data bus or from the internal storage registers. Direction and Output Enable are provided to select the read-time or stored data function. Data on the A or B Data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (A-to-B Clock or B-to-A Clock) regardless of the select or enable or enable control pins. When A-to-B Source and B-to-A Source are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling Direction and Output Enable. In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.
The IN74AC652 has noninverted outputs.