IDTCSPU877ABV

Pinout DescriptionThe IDTCSPU877ABV is designed as a PLL based clock driver that acts as a zero delay buffer to distribute one differential clock input pair to 10 differential output pairs and one differential pair of feedback clock output. External feedback pins of IDTCSPU877ABV for synchronizat...

product image

IDTCSPU877ABV Picture
SeekIC No. : 004373387 Detail

IDTCSPU877ABV: Pinout DescriptionThe IDTCSPU877ABV is designed as a PLL based clock driver that acts as a zero delay buffer to distribute one differential clock input pair to 10 differential output pairs and one ...

floor Price/Ceiling Price

Part Number:
IDTCSPU877ABV
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/3/13

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Pinout

  Connection Diagram


Description

The IDTCSPU877ABV is designed as a PLL based clock driver that acts as a zero delay buffer to distribute one differential clock input pair to 10 differential output pairs and one differential pair of feedback clock output. External feedback pins of IDTCSPU877ABV for synchronization of the outputs to the input reference is provided. OE, OS and Avdd control the power-down and test mode logic.

IDTCSPU877ABV has eleven features. (1)1 to 10 differential clock distribution. (2)Optimized for clock distribution in DDR2 (douple data rate) SDRAM applications. (3)Operating frequency would be from 125MHz to 270MHz. (4)Very low skew <=40ps. (5)Its very low jitter <=40ps. (6)1.8V AVdd and 1.8V Vddq. (7)CMOS control signal input. (8)Test mode enables buffers while disabling PLL. (9)Low current power-down mode. (10)Tolerant of spread spectrum input clock. (11)Available in 52-ball VFBGA and 40-pin MLF packages. Those are all the main features.

Some absolute maximum ratings have been concluded into several points of IDTCSPU877ABV as follow. (1)Its supply voltage range would be from -0.5V to 2.5V. (2)Its input voltage range would be from -0.5V to Vddq+0.5V. (3)Its voltage range applied to any output in the high or low state would be from -0.5V to Vddq+0.5V. (4)Its input clamp current would be +/-50mA. (5)Its output clamp current would be +/-50mA. (6)Its continuous current would be +/-50mA. (7)Its continuous current would be +/-100mA. (8)Ts storage temperature range would be from -65°C to 150°C. It should be noted that stresses above those listed in absolute maximum ratings may cause permanent damage to device.

Also some electrical characteristics of IDTCSPU877ABV are concluded as follow. (1)Its input clamp voltage all inputs would be max -1.2V. (2)Its input low voltage would be max 0.35Vddq. (3)Its input high voltage would be min 0.65Vddq. (4)Its input signal voltage would be min -0.3V and max Vddq+0.3V. (5)Its DC input differential voltage would be min 0.3V and max Vddq+0.4V. (6)Its output differential voltage would be min 0.5V. And so on. If you have any question or suggestion or want to know more information please contact us for details. Thank you!




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Batteries, Chargers, Holders
Fans, Thermal Management
Power Supplies - Board Mount
Crystals and Oscillators
View more