Features: − High-performance 16-bit Arithmetic Logic Unit (ALU)− 25ns to 55ns clocked ALU operations− Ideal for radar, sonar or image processing applications− 74S381 instruction set (8 functions)− Replaces Gould S614381 or Logic Devices L4C381− Cascadable with o...
IDT7381: Features: − High-performance 16-bit Arithmetic Logic Unit (ALU)− 25ns to 55ns clocked ALU operations− Ideal for radar, sonar or image processing applications− 74S381 instruct...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol |
Description |
Commercial
& Industrial |
Unit |
VDDQ, VDD |
Terminal Voltage with Respect to Ground |
0.5 to VCC + 0.5 |
V |
VI |
DC Input Voltage |
50 |
V |
Power Supply Voltage |
0.5 to +7.0
|
W | |
TSTG |
Storage Temperature Range |
55 to +125
|
° C |
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Under no circumstances should an input of an I/O Pin be greater than VCC + 0.5V.
The IDT7381 is a high-speed cascadable Arithmetic Logic Unit (ALU). These three-bus devices have two input registers, an ultra-fast 16-bit ALU and 16-bit output register. With IDT's high-performance CMOS technology, the IDT7381 can do arithmetic or logic operations in 25ns.
The IDT7381 functionally replaces four 54/74S381 four-bit ALUs in a 68-pin package. The two input operands, A and B, can be clocked or fed through for flexible pipelining. The F output can also be set into clocked or flow-through mode. An output enable is provided for three-state control of the output port on a bus.
The IDT7381 has three function pins to select 1 of 8 arithmetic or logic operations. The two R and S selection pins determine whether A, B, F or 0 are fed into the ALU. This ALU has carry-out, propagate and generate outputs for cascading using carry look-ahead.