Features: ` Memory storage capacity: IDT72V3656 2,048 x 36 x 2 IDT72V3666 4,096 x 36 x 2 IDT72V3676 8,192 x 36 x 2` Clock frequencies up to 100 MHz (6.5ns access time)` Two independent FIFOs buffer data between one bidirectional 36-bit port and two unidirectional 18-bit ports (Port C receives a...
IDT72V3676: Features: ` Memory storage capacity: IDT72V3656 2,048 x 36 x 2 IDT72V3666 4,096 x 36 x 2 IDT72V3676 8,192 x 36 x 2` Clock frequencies up to 100 MHz (6.5ns access time)` Two independent FIFOs buff...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol | Rating | Commercial | Unit |
VCC | Supply Voltage Range | 0.5 to +4.6 | V |
VI(2) | Input Voltage Range | 0.5 to VCC+0.5 | V |
VO(2) | Output Voltage Range | 0.5 to VCC+0.5 | V |
IIK | Input Clamp Current (VI < 0 or VI > VCC) | ±20 | mA |
IOK | Output Clamp Current (VO = < 0 or VO > VCC) | ±50 | mA |
IOUT | Continuous Output Current (VO = 0 to VCC) | ±50 | mA |
ICC | Continuous Current Through VCC or GND | ±400 | mA |
TSTG | Storage Temperature Range | 65 to 150 | °C |
NOTES:
1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
The IDT72V3676 are pin and functionally compatible versions of the IDT723626/723636/723646, designed to run off a 3.3V supply for exceptionally low-power consumption. These devices are a monolithic, high-speed, low-power, CMOS Triple Bus synchronous (clocked) FIFO memory which supports clock frequencies up to 100 MHz and has read access times as fast as 6.5ns. Two independent 2,048/4,096/8,192 x 36 dual-portSRAM FIFOs on board each chip buffer data between a bidirectional 36-bit bus (Port A) and two unidirectional 18-bit buses (Port B transmits data, Port C receives data.) FIFO data can be read out of Port B and written into Port C using either 18-bit or 9-bit formats with a choice of Big- or Little-Endian configurations.
These devices of the IDT72V3676 are a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for