Features: •16 x 16 parallel multiplier with double precision product•16ns clocked multiply time•Low power consumption: 120mA•Produced with advanced submicron CMOS high perfor-mance technology•IDT7216L is pin- and function compatible with TRWMPY016H/K and AMD Am29516...
IDT7217L: Features: •16 x 16 parallel multiplier with double precision product•16ns clocked multiply time•Low power consumption: 120mA•Produced with advanced submicron CMOS high perfor...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol |
Rating |
Commercial |
Military |
Unit |
VCC |
Power Supply |
0.5 to +7.0 |
0.5 to +7.0 |
V |
VTERM |
Terminal Voltage |
VCC+ 0.5 |
VCC + 0.5 |
V |
TA |
Operating |
0 to +70 |
55 to +125 |
°C |
TBIAS |
Temperature |
55 to +125 |
65 to +135 |
°C |
TSTG |
Storage |
55 to +125 |
65 to +150 |
°C |
IOUT |
DC Output |
50 |
50 |
mA |
The IDT7217L are high-speed, low-power16 x 16-bit multipliers ideal for fast, real time digital signal processing applications. Utilization of a modified Booths algorithm and IDT's high-performance, submicron CMOS technology, has achieved speeds comparable to bipolar (20nsmax.), at 1/10 the power consumption.
The IDT7217L are ideal for applications requiring high-speed multiplication such as fast Fourier transform analysis, digital filtering, graphic display systems, speech synthesis and recognition and in any system requirement where multiplication speeds of a mini/microcomputer are inadequate.
All input registers, as well as LSP and MSP output regis-ters, use the same positive edge-triggered D-type flip-flop. In the IDT7216, there are independent clocks (CLKX, CLKY, CLKM, CLKL) associated with each of these registers. The IDT7217L has only a single clock input (CLK) and three register enables. ENX and ENY control the two input registers, whileENP controls the entire product.
The IDT7217L offer additional flexibility with the FA control and MSPSEL functions. The FA control formats the output for two's complement by shifting the MSP up one bit and then repeating the sign bit in the MSB of the LSP. The