Features: True Dual-Port memory cells which allow simultaneous access of the same memory locationHigh-speed data access Commercial: 3.4 (200MHz)/3.6ns (166MHz)/ 4.2ns (133MHz)(max.) Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)Selectable Pipelined or Flow-Through output modeCounter enable and r...
IDT70T3599: Features: True Dual-Port memory cells which allow simultaneous access of the same memory locationHigh-speed data access Commercial: 3.4 (200MHz)/3.6ns (166MHz)/ 4.2ns (133MHz)(max.) Industrial: 3.6n...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
True Dual-Port memory cells which allow simultaneous access of the same memory location
High-speed data access Commercial: 3.4 (200MHz)/3.6ns (166MHz)/ 4.2ns (133MHz)(max.) Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
Selectable Pipelined or Flow-Through output mode
Counter enable and repeat features
Dual chip enables allow for depth expansion without additional logic
Interrupt and Collision Detection Flags
Full synchronous operation on both ports 5ns cycle time, 200MHz operation (14Gbps bandwidth) Fast 3.4ns clock to data out 1.5ns setup to clock and 0.5ns hold on all control, data, and
address inputs @ 200MHz
Symbol | Rating | Commercial & Industrial |
Unit |
VTERM (VDD) |
VDD Terminal Voltage with Respect to GND |
-0.5 to 3.6 | V |
VTERM(2) (VDDQ) |
VDDQ Terminal Voltage with Respect to GND |
-0.3 to VDDQ + 0.3 | V |
VTERM(2) (INPUTS and I/O's) |
Input and I/O Terminal Voltage with Respect to GND |
-0.3 to VDDQ + 0.3 | V |
TBIAS(3) | Temperature Under Bias | -55 to +125 | |
TSTG | Storage Temperature | -65 to +150 | |
TJN | Junction Temperature | +150 | |
IOUT(For VDDQ = 3.3V) | DC Output Current | 50 | mA |
IOUT(For VDDQ = 2.5V) | DC Output Current | 40 | mA |
The IDT70T3599 is a high-speed 256/128/64K x 36 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70T3599 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by CE0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode.
The IDT70T3599 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device (VDD) is at 2.5V.